PIER
 
Progress In Electromagnetics Research
ISSN: 1070-4698, E-ISSN: 1559-8985
Home | Search | Notification | Authors | Submission | PIERS Home | EM Academy
Home > Vol. 155 > pp. 63-74

DERIVING MEANINGFUL EQUIVALENT CIRCUITS FOR ELECTRICALLY SMALL MULTI-CONDUCTOR STRUCTURES

By L.-K. Yeung

Full Article PDF (338 KB)

Abstract:
A new circuit reduction algorithm for generating physically meaningful equivalent circuits for electrically small structures is proposed in this work. It makes use of the generalized Y-to-Δ transformation as well as features unique to partial element equivalent circuits (PEECs) to perform the reduction process. For a given partial element equivalent circuit, insignificant nodes are removed one by one in a prioritized order according to both user-specified cut-off frequency and threshold value. By having the freedom of choosing these parameters, this algorithm provides users an option to make a tradeoff between accuracy and simplicity of the final reduced circuit. Since the generalized Y-to-Δ transformation can keep all mutual couplings intact, the order-reduced circuit should correctly capture all physical essences of the structure being modeled. Two examples are presented in this paper to validate the proposed algorithm. The equivalent circuits obtained can indeed reflect all essential physical features, demonstrating that the algorithm is a useful tool for designing and analyzing electrically small multi-conductor structures.

Citation:
L.-K. Yeung, "Deriving Meaningful Equivalent Circuits for Electrically Small Multi-Conductor Structures," Progress In Electromagnetics Research, Vol. 155, 63-74, 2016.
doi:10.2528/PIER15120903
http://www.jpier.org/PIER/pier.php?paper=15120903

References:
1. Ruehli, A. E., "Equivalent circuit models for three dimensional multiconductor systems," IEEE Trans. Microwave Theory Tech., Vol. 22, No. 3, 216-221, March 1974.
doi:10.1109/TMTT.1974.1128204

2. Pillage, L. T. and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-aided Design Integr. Circuits Syst., Vol. 9, No. 4, 352-366, April 1990.
doi:10.1109/43.45867

3. Feldmann, P. and R. W. Freund, "Efficient linear circuit analysis by Pade approximation via the Lanczos process," IEEE Trans. Computer-aided Design Integr. Circuits Syst., Vol. 14, No. 5, 639-649, May 1995.
doi:10.1109/43.384428

4. Silveria, M., M. Kamon, I. Elfadel, and J. White, "A coordinate transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of arbitrary RLC circuits," Proc. ACM/IEEE Int. Conf. Computer-aided Design, 288-294, San Jose, CA, 1996.

5. Odabasioglu, A., M. Celik, and L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Computer-aided Design Integr. Circuits Syst., Vol. 17, No. 8, 645-654, August 1998.
doi:10.1109/43.712097

6. Ferranti, F., M. Nakhla, G. Antonini, T. Dhaene, L. Knockaert, and A. Ruehli, "Multipoint full-wave model order reduction for delayed PEEC models with large delays," IEEE Trans. Electromagnetic Compat., Vol. 53, No. 4, 959-967, November 2011.
doi:10.1109/TEMC.2011.2154335

7. Ferranti, F., G. Antonini, T. Dhaene, and L. Knockaert, "Guaranteed passive parameterized model order reduction of the partial element equivalent circuit (PEEC) method," IEEE Trans. Electromagnetic Compat., Vol. 52, No. 4, 974-984, November 2010.
doi:10.1109/TEMC.2010.2051949

8. Ferranti, F., G. Antonini, T. Dhaene, L. Knockaert, and A. E. Ruehli, "Physics-based passivitypreserving parameterized model order reduction for PEEC circuit analysis," IEEE Trans. Components, Packaging Manufacturing Tech., Vol. 1, No. 3, 399-409, March 2011.
doi:10.1109/TCPMT.2010.2101912

9. Ferranti, F., M. Nakhla, G. Antonini, T. Dhaene, L. Knockaert, and A. E. Ruehli, "Interpolationbased parameterized model order reduction of delayed systems," IEEE Trans. Microwave Theory Tech., Vol. 60, No. 3, 431-440, March 2012.
doi:10.1109/TMTT.2011.2181858

10. Elias, P. J. H. and N. P. van der Meijs, "Extracting circuit models for large RC interconnections that are accurate up to a predefined signal frequency," Proc. Design Automation Conf., 764-769, 1996.

11. Van Genderen, A. J. and N. P. van der Meijs, "Extracting simple but accurate RC models for VLSI interconnect," Proc. Int. Symp. Circuits Syst., 2351-2354, 1988.

12. Sheeham, B. N., "TICER: Realizable reduction of extracted RC circuits," Proc. Int. Conf. Computer-Aided Design, 200-203, 1999.

13. Wang, J. and K.-L. Wu, "A derived physically expressive circuit model for multilayer RF embedded passives," IEEE Trans. Microwave Theory Tech., Vol. 54, No. 5, 1961-1968, May 2006.
doi:10.1109/TMTT.2006.873621

14. Yeung, L. K. and K. L. Wu, "A compact second-order LTCC bandpass filter with two finite transmission zeros," IEEE Trans. Microwave Theory Tech., Vol. 51, No. 2, 337-341, February 2003.
doi:10.1109/TMTT.2002.807846

15. Sutono, A., J. Laskar, and W. R. Smith, "Development of three dimensional integrated Bluetooth image reject filter," IEEE MTT-S Int. Microwave Symp. Dig., 339-342, Boston, MA, 2000.


© Copyright 2014 EMW Publishing. All Rights Reserved