

ANN-BASED PAD MODELING TECHNIQUE FOR MOSFET DEVICES

X. Li^{1,2,4,*}, Y. Li^{1,2}, and J. Zhao^{1,3,4}

¹State Key Laboratory of Networking and Switching Technology, Beijing University of Posts and Telecommunications, Beijing 100876, China

²School of Electronic Engineering, Beijing University of Posts and Telecommunications, Beijing 100876, China

³School of Electronic and Information Engineering, Beijing Jiaotong University, Beijing 100044, China

⁴National Mobile Communications Research Laboratory, Southeast University, Nanjing 210096, China

Abstract—In this paper, an approach for the pad modeling of the test structure for Metal Oxide Semiconductor Field Effect Transistor (MOSFET) up to 40 GHz is presented. The approach is based on a combination of the conventional equivalent circuit model and artificial neural network (ANN). The pad capacitances and series resistors are directly obtained from EM (electromagnetic) simulation of the S parameters with different size of pad and operating frequency. The parasitic elements in the test structure can be modeled by using a sub artificial neural network (SANN). So the pad capacitances and series resistors can be regarded as functions of the dimensions of the pad structure and operating frequencies by using SANN. Good agreement between the ANN-based modeling and EM simulation results has been demonstrated. In order to remove the impact of the parasitic elements, the de-embedding procedure for MOSFET device using ANN-based pad model is also demonstrated.

Received 27 April 2011, Accepted 17 June 2011, Scheduled 6 July 2011

* Corresponding author: Xiuping Li (xpli@bupt.edu.cn).

1. INTRODUCTION

With fast growth in the radio-frequency (RF) wireless communications market, the demand for high performance but low cost RF solutions is rising. This advanced performance of MOSFET is attractive for HF circuit design in view of a system-on-a-chip realization, where digital, mixed-signal baseband, and RF transceiver blocks would be integrated on a single chip. Design RF circuits which include MOSFETs requires accurate models to describe the RF behavior of MOSFET used in the circuit. However, the MOSFET is so small that it is impossible to measure its RF behavior by placing the coplanar probes directly on the devices. A test structure with probe pads and device under test (DUT) is needed for RF measurement. Usually we measure S parameter of the test structure to obtain the RF parameters of DUT. However, the existence of probe pads significantly affects the S parameter measurement of the DUT. The pad is sensitive to the substrate effects due to its large metal plate area and limits the performance of the devices or circuits using pads [1–3, 21–23].

In order to remove the parasitic impact of the pad, pad de-embedding is needed. Three ways are followed for pad de-embedding: One is obtaining the S parameter of pad by utilizing EM simulation. Another one is measuring the S parameter of the dummy device which excludes the DUT in the test structure [4–6]. The third one is a combination of the artificial neural network technique and the equivalent circuit model which based on the physical structure [1]. Artificial neural network which is used for building complex and nonlinear relationship between a set of input and output data has widely used in RF and microwave design recently [7–10]. The third method can solve the problem of quick and accurate modeling of pad. But in Ref. [1], low loss substrate is considered and it is not applicable to silicon substrate that is used in MOSFET devices. Comparing with low loss substrate, the equivalent circuit and the pad modeling for silicon substrate are more complicated. The introduction of resistors in the equivalent circuit model will make the parameter extraction more time-consuming. Furthermore, the series resistors are frequency-dependency that we must take frequency as a input parameter in the ANN model. As a result, the process of setting up ANN model for pad is more complicated than low loss substrate. The aim of this paper is to model the pad modeling of high loss substrate.

In this paper, an approach for the pad modeling of the test structure for RF MOSFET up to 40 GHz is presented. The approach is based on a combination of the conventional equivalent circuit model and artificial neural network (ANN). Each parasitic element of pad

in the equivalent circuit model can be regarded as a SANN. The pad capacitances and series resistors are directly obtained from EM (electromagnetic) simulation of the S parameters with different size of pad and operating frequency. Good agreement between the ANN-based modeling and EM simulation results has been obtained.

The organization of this paper is as follows: Section 2 describes the equivalent circuit model of the pad. Section 3 introduces the artificial neural network. The ANN-based modeling technique is described in Section 4. The de-embedding procedure for MOSFET devices is demonstrated in Section 5. The conclusion is shown in Section 6.

2. EQUIVALENT CIRCUIT MODEL OF PAD

A typical pad profile on silicon substrate and its corresponding equivalent circuit model are shown in Figures 1(a) and (b), respectively [11]. Where C_{pg} and C_{pd} represent the pad capacitance of the gate and drain between the signal pad and the ground pad respectively. C_{pgd} represents the coupling capacitance between the gate and drain pad. R_{pg} and R_{pd} represent the substrate loss resistance of the gate pad, the drain pad, respectively. All the parasitic elements can be determined as follows [12]:

$$Y = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} = \begin{bmatrix} Y_{pg} + Y_{pgd} & -Y_{pgd} \\ -Y_{pgd} & Y_{pd} + Y_{pgd} \end{bmatrix} \quad (1)$$

where Y is the matrix obtained from the conversion of S parameter that is measured from pad structure. Provided that $(\omega R_{pg} C_{pg})^2 + 1 \approx 1$, then we can get

$$\begin{aligned} Y_{pg} = Y_{11} + Y_{12} &= \frac{1}{R_{pg} + \frac{1}{j\omega C_{pg}}} = \frac{j\omega C_{pg} + R_{pg}(\omega C_{pg})^2}{(\omega R_{pg} C_{pg})^2 + 1} \\ &\approx R_{pg}(\omega C_{pg})^2 + j\omega C_{pg} \end{aligned} \quad (2)$$




Figure 1. Pad and its equivalent circuit model. (a) Pad structure. (b) Equivalent circuit model.

$$Y_{pd} = Y_{22} + Y_{21} = \frac{1}{R_{pd} + \frac{1}{j\omega C_{pd}}} = \frac{j\omega C_{pd} + R_{pd}(\omega C_{pd})^2}{(\omega R_{pd} C_{pd})^2 + 1} \approx R_{pd}(\omega C_{pd})^2 + j\omega C_{pd} \quad (3)$$

$$Y_{pgd} = -Y_{12} = j\omega C_{pgd} \quad (4)$$

From the above expression (2)–(4), we can get

$$C_{pg} = \frac{\text{Im}(Y_{pg})}{2\pi f} = \frac{\text{Im}(Y_{11} + Y_{12})}{2\pi f} \quad (5)$$

$$C_{pd} = \frac{\text{Im}(Y_{pd})}{2\pi f} = \frac{\text{Im}(Y_{22} + Y_{21})}{2\pi f} \quad (6)$$

$$R_{pg} = \text{Re}\left(\frac{1}{Y_{pg}}\right) = \text{Re}\left(\frac{1}{Y_{11} + Y_{12}}\right) \quad (7)$$

$$R_{pd} = \text{Re}\left(\frac{1}{Y_{pd}}\right) = \text{Re}\left(\frac{1}{Y_{22} + Y_{21}}\right) \quad (8)$$

$$C_{pgd} = \frac{\text{Im}(Y_{pgd})}{2\pi f} = \frac{-\text{Im}(Y_{12})}{2\pi f} \quad (9)$$

where f is the frequency. For the symmetrical structure, we can get $R_{pg} = R_{pd}$ and $C_{pg} = C_{pd}$.

3. ANN TECHNIQUE INTRODUCTION

ANN is widely used in the optimization of passive components and microwave nonlinear device modeling [13–20, 24, 25]. The most commonly used and simplest network architecture called Multilayer Perceptron Neural Network (MLPNN). A MLPNN consists of three layers: an input layer, an output layer and an intermediate or hidden layer. The neurons in the input layer only act as buffer for distributing the input signals to neurons in hidden layer. Each neuron in hidden layer sums up its input signals after weighting them. Depending on the complexity of the input response and desired output, the number of hidden layers and neurons at each layer can vary. Training a network consists of adjusting its weights using learning algorithms. It is a very powerful approach for building complex and nonlinear relationship between a set of input and output data. For this reason, artificial neural networks recently gained attention as a fast and flexible tool to microwave modeling and design.

The neural network architecture used in this paper is the MLPNN. In theory, these networks can perform any complex nonlinear mapping. A typical MLPNN consists of an input layer, a hidden layer and an output layer is shown in Figure 2.




Figure 2. Three-layer MLPNN structure.

For given input x , the output of three-layer MLPNN can be computed by:

$$y = w_0^3 + \sum_{i=1}^n w_i^3 \sigma(Z_i) = w_0^3 + \sum_{i=1}^n w_i^3 \sigma \left(w_{i0}^2 + \sum_{j=1}^m w_{ij}^2 x_j \right) \quad (10)$$

where w_{ij}^l represents the weight of the link between the j th neuron of the $(l - 1)$ th layer and the i th neuron of the l th layer, w_0^3 and w_{i0}^2 represent the bias of each neuron of output and hidden layers, $\sigma(\cdot)$ is an activation function. The most commonly used hidden layer activation function is the sigmoid function given by

$$\sigma(x) = \frac{1}{1 + e^{-x}} \quad (11)$$

The ANN model is then trained to learn the relationship between input and output by using training data which is a sample of input-output data. The purpose of training is to determine the ANN model parameters, i.e., neural network weights w_{ij}^l , such that the ANN model

predicted output best matches that of the training data. The testing data (new sample of input-output data) is used to test the accuracy of the ANN model.

4. ANN-BASED PAD MODELING TECHNIQUE

ANN-based microwave device modeling technique combines the conventional equivalent circuit and the artificial neural network modeling technique. Each intrinsic nonlinear circuit element can be modeled by using a SANN.

The pad capacitances and series resistors are determined by different size of pad and operating frequency. So the pad capacitances and series resistors can be regarded as functions of the dimensions of the pad structure and operating frequencies by using SANN. The input parameters values of ANN are shown in Table 1.

The pad capacitances and series resistors can be described by using SANN as follows:

$$C_{pg} = f_{\text{ANN}}^{C_{pg}}(W, L, S, Freq) \quad (12)$$

$$C_{pd} = f_{\text{ANN}}^{C_{pd}}(W, L, S, Freq) \quad (13)$$

Table 1. Variable pad input parameters values.

Parameter	Notation	Values
Width	W	30–100 μm
Length	L	30–100 μm
Slot	S	30–300 μm
Frequency	$Freq$	0–40 GHz




Figure 3. ANN-based equivalent circuit model of pad.

$$R_{pg} = f_{ANN}^{R_{pg}}(W, L, S, Freq) \tag{14}$$

$$R_{pd} = f_{ANN}^{R_{pd}}(W, L, S, Freq) \tag{15}$$

$$C_{pgd} = f_{ANN}^{C_{pgd}}(W, L, S, Freq) \tag{16}$$

where f_{ANN} represents ANN of each element of the pad. It can be found that the pad capacitances and series resistors are functions of W , L , S , $Freq$. The corresponding ANN-based equivalent circuit model of pad is shown in Figure 3.




Figure 4. Pad capacitances versus its width ($L = 60 \mu\text{m}$, $S = 180 \mu\text{m}$ and $Freq = 10 \text{GHz}$).




Figure 5. Pad capacitances versus its length ($W = 60 \mu\text{m}$, $S = 180 \mu\text{m}$ and $Freq = 10 \text{GHz}$).




Figure 6. Pad capacitances versus its slot ($W = 60 \mu\text{m}$, $L = 60 \mu\text{m}$ and $Freq = 10 \text{GHz}$).




Figure 7. Pad capacitances versus its frequency ($W = 60 \mu\text{m}$, $L = 60 \mu\text{m}$ and $S = 180 \mu\text{m}$).

The training data is obtained from Agilent ADS over a frequency range of 0 to 40 GHz by different pad dimensions. The training is conducted by using Quasi-Newton method until the difference between the training data and the output from the ANN model has reached less than 1%. 16 neurons are used in the hidden layer.

Figures 4–11 show the pad capacitances and series resistors versus with width W , length L , slot S and frequency $Freq$, respectively. Because the pad structure is symmetrical, the characteristic of C_{pg} and R_{pg} is identical with that of C_{pd} and R_{pd} .




Figure 8. Series resistors versus its width ($L = 60 \mu\text{m}$, $S = 180 \mu\text{m}$ and $Freq = 10 \text{GHz}$).




Figure 9. Series resistors versus its length ($W = 60 \mu\text{m}$, $S = 180 \mu\text{m}$ and $Freq = 10 \text{GHz}$).

From Figures 4–11, we can see the comparison between the data obtained from the ANN model and the EM simulated data for the pad. When different size of device or circuit is considered, its pad performance can be obtained from the ANN model efficiently instead of EM simulation.




Figure 10. Series resistors versus its slot ($W = 60 \mu\text{m}$, $L = 60 \mu\text{m}$ and $Freq = 10 \text{GHz}$).




Figure 11. Series resistors versus its frequency ($W = 60 \mu\text{m}$, $L = 60 \mu\text{m}$ and $S = 180 \mu\text{m}$).

5. PAD DE-EMBEDDING TECHNIQUE FOR MOSFET

Now we consider the pad presented by SANN and DUT together as shown in Figure 12.

In this paper, MOSFET devices are fabricated by using $0.18 \mu\text{m}$ RF CMOS technology. The test structure dimension is $250 \times 350 \mu\text{m}^2$, with pad dimension $W \times L \times S = 50 \times 50 \times 150 \mu\text{m}^3$.

A measurement result from a calibrated probe is the response of the device under test including parasitics associated with probe pads.




Figure 12. ANN-based pad and DUT network model.




Figure 13. Device and dummy layout.

Pad capacitances can not be removed by using calibration method. In order to get the DUT response from measurement, the pad parasitics must be removed. So the dummy devices are introduced. Layout patterns, one including the DUT while the other (dummy) excluding it, are fabricated on the same wafer as shown in Figure 13. Here, we examine both pad de-embedding and probe pad layout techniques since they are closely related. Proper probe layout rules in addition to technology design rules must be followed.

The pad de-embedding procedure can be summarized as follows [6]:

- 1) Calibrate the network analyzer up to the tips of the probe by using either on-wafer or off-wafer calibration standard patterns.
- 2) Verify the calibration on the measurement wafer. Verification of




Figure 14. Comparison of S_{11} magnitude of pad between ANN-based method and EM simulated result.




Figure 15. Comparison of S_{21} magnitude of pad between ANN-based method and EM simulated result.

the calibration can be done using high-Q inductors or capacitors. Verification will not be correct if it is done on the standard pattern where calibration is done. This is because those patterns are already used for calibration.

- 3) Measure the S parameters of the dummy device and convert them to Y parameters.
- 4) Measure the S parameters of the DUT and convert them to Y parameters.
- 5) Subtract the dummy Y parameters from DUT Y parameters, and convert the results back to S parameters.




Figure 16. Comparison of S_{11} phase of pad between ANN-based method and EM simulated result.




Figure 17. Comparison of S_{21} phase of pad between ANN-based method and EM simulated result.

By using ANN-based pad modeling technique, the S parameters of pad are shown in Figures 14–17 and good agreement is obtained between ANN-based model and EM simulated results.

By using ANN-based pad de-embedding technique, the parasitic effect is removed and the result is shown in Figure 18. From it we can see that the pad capacitances and series resistors affect more seriously to S_{22} and S_{12} than the magnitude of S_{11} and phase and magnitude of S_{21} .




Figure 18. Comparison of MOSFET devices performance with and without pad (a) S_{11} parameter. (b) S_{22} parameter. (c) S_{21} parameter. (d) S_{12} parameter.

6. CONCLUSION

An approach of pad modeling technique based on a combination of the conventional equivalent circuit model and artificial neural network (ANN) is applied in order to investigate the pad effect to the high loss substrate on-wafer devices. Pad capacitances and series resistors for pad have been modeled by using sub artificial neural networks. Good agreement between the ANN-based modeling and EM simulated results demonstrates the validity of the pad modeling technique. Finally, the result of the pad de-embedding by using the proposed pad modeling technique is shown to demonstrate the impact of pad to MOSFET devices.

ACKNOWLEDGMENT

The authors thank for the support from project 61072009 supported by NSFC, program for New Century Excellent Talents 2007 (NECT-07-0108), the Open Research Fund of National Mobile Communications Research Laboratory, Southeast University (Grant No. W200906), State Key Laboratory of Networking and Switching Technology, Beijing University of Posts and Telecommunications (Grant No. SKLNST-2009-1-09), and National High Technology Research Plan of China (863) 2009ZX03007-003. The authors thank Mr. Li Nan for his simulation work.

REFERENCES

1. Li, X. and J. Gao, "Pad modeling by using artificial neural network," *Progress In Electromagnetics Research*, Vol. 74, 167–180, 2007.
2. Cheng, Y., M. J. Deen, and C. H. Chen, "MOSFET modeling for RF IC design," *IEEE Trans. Electron. Devices*, Vol. 52, 1286–1303, Jul. 2005.
3. Han, S., J. Kim, and D. P. Neikirk, "Impact of pad de-embedding on the extraction of interconnect parameters," *IEEE APS*, Vol. 1, 76–81, 2006.
4. Vandamme, E. P., D. M. M.-P. Schreurs, and G. Van Dinter, "Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on wafer RF test-structures," *IEEE Trans. Electron. Devices*, Vol. 48, No. 4, 737–742, 2001.
5. Kolding, T. E., "A four-step method for de-embedding gigahertz on-wafer CMOS measurements," *IEEE Trans. Electron. Devices*, Vol. 47, 727–742, Apr. 2001.
6. Adem, A. and M. Ismail, "Pad de-embedding in RF CMOS," *Circuit and System*, 8–11, 2001.
7. Li, X., J. Gao, and G. Boeck, "Printed dipole antenna design by artificial neural network modeling for RFID application," *International Journal of RF and Microwave Computer-Aided Engineering*, Vol. 16, No. 6, 607–611, 2006.
8. Li, X., J. Gao, J.-G. Yook, and X. Chen, "Bandpass filter design by artificial neural network modeling," *Asia-Pacific Microwave Conference*, Vol. 2, 713–716, 2005.
9. Zhang, Q. J., K. Gupta, C. Devabhaktuni, and K. Vijay, "Artificial neural networks for RF and microwave design — from theory to

- practice,” *IEEE Trans. Microwave Theory Tech.*, Vol. 51, 1339–1350, 2003.
10. Yildiz, C. and M. Turkmen, “Quasi-static models based on artificial neural networks for calculating the characteristic parameters of multilayer cylindrical coplanar waveguide and strip line,” *Progress In Electromagnetics Research B*, Vol. 3, 1–22, 2008.
 11. Pascht, A., et al., “Parasitic extraction for silicon MOSFETS,” *International IEEE MTT/AP Workshop on MMIC Design, Packaging and System Applications*, 23–24, Oct. 1998.
 12. Cheng, J., et al., “Analysis and modeling of the pads for RF CMOS based on EM simulation,” *Microwave Journal*, Vol. 53, No. 10, 96–107, Oct. 2010.
 13. Ayestarán, R. G. and F. Las-Heras, “Near field to far field transformation using neural networks and source reconstruction,” *Journal of Electromagnetic Waves and Applications*, Vol. 20, No. 15, 2201–2213, 2006.
 14. Mohamed, M. D. A., E. A. Soliman, and M. A. El-Gamal, “Optimization and characterization of electromagnetically coupled patch antennas using RBF neural networks,” *Journal of Electromagnetic Waves and Applications*, Vol. 20, No. 8, 1101–1114, 2006.
 15. Jin, L., C. L. Ruan, and L. Y. Chun, “Design *E*-plane bandpass filter based on EM-ANN model,” *Journal of Electromagnetic Waves and Applications*, Vol. 20, No. 8, 1061–1069, 2006.
 16. Guney, K., C. Yildiz, S. Kaya, and M. Turkmen, “Artificial neural networks for calculating the characteristic impedance of air-suspended trapezoidal and rectangular-shaped microshield lines,” *Journal of Electromagnetic Waves and Applications*, Vol. 20, No. 9, 1161–1174, 2006.
 17. Acikgoz, H., Y. Le Bihan, O. Meyer, and L. Pichon, “Microwave characterization of dielectric materials using bayesian neural networks,” *Progress In Electromagnetics Research C*, Vol. 3, 169–182, 2008.
 18. Vakula, D. and N. V. S. N. Sarma, “Fault diagnosis of planar antenna arrays using neural networks,” *Progress In Electromagnetics Research M*, Vol. 6, 35–46, 2009.
 19. Michalski, J. J., “Artificial neural networks approach in microwave filter tuning,” *Progress In Electromagnetics Research M*, Vol. 13, 173–188, 2010.
 20. Li, X., J. Gao, and G. Boeck, “Microwave nonlinear device modeling using artificial neural network,” *Semicond. Sci. Technol.*,

- Vol. 21, 833–840, 2006.
21. Yoon, J., H. Seo, I. Choi, and B. Kim, “Wideband LNA using a negative gm cell for improvement of linearity and noise figure,” *Journal of Electromagnetic Waves and Applications*, Vol. 24, No. 5–6, 619–630, 2010.
 22. Shi, X., K. S. Yeo, W. M. Lim, M. A. Do, and C. C. Boon, “A SPICE compatible model of on-wafer coupled interconnects for CMOS FRICs,” *Progress In Electromagnetics Research*, Vol. 102, 287–299, 2010.
 23. Lee, M.-W., S.-H. Kam, Y.-S. Lee, and Y.-H. Jeong, “A highly efficient three-stage Doherty power amplifier with flat gain for WCDMA applications,” *Journal of Electromagnetic Waves and Applications*, Vol. 24, No. 17–18, 2537–2545, 2010.
 24. Sacha, G.-M., F. D. B. Rodriguez Ortiz, E. Serrano Jerez, and P. Varona Martinez, “Generalized image charge method to calculate electrostatic magnitudes at the nanoscale powered by artificial neural networks,” *Journal of Electromagnetic Waves and Applications*, Vol. 24, No. 8–9, 1145–1155, 2010.
 25. Jacobs, J. P. and J. P. de Villiers, “Gaussian-process-regression-based design of ultrawide-band and dual-band CPW-FED slot antennas,” *Journal of Electromagnetic Waves and Applications*, Vol. 24, No. 13, 1763–1772, 2010.