COPLANAR RING DIVIDER WITH WIDEBAND HIGH ISOLATION PERFORMANCE

C. Li*, L. B. Lok, A. Khalid, and D. R. S. Cumming

MicroSystem Technology Group, School of Engineering, University of Glasgow, Glasgow G12 8LT, UK

Abstract—In this letter, the design and measurement of a new ring power divider exhibiting wideband high isolation is presented. Coplanar techniques are used to achieve a compact and truly uniplanar design. The design is demonstrated by a prototype, operating at K-band, that has been monolithically fabricated using a GaAs MMIC process with airbridge technology. The measured insertion loss is 0.6 dB at the center design frequency of 25 GHz. The output port isolation is better than 20 dB across a wide bandwidth from 10 MHz to 50 GHz. The output amplitude and phase balance is within ±0.5 dB and ±2°, respectively, in the bandwidth from 10 MHz to 43 GHz.

1. INTRODUCTION

Wilkinson dividers are elementary passive components that are extensively used for in-phase power splitting and combining applications. When combining active devices with high power, port isolation performance at frequencies in-band and out-of-band are very important in order to suppress unwanted feedback and avoid undesirable oscillations [1]. Unfortunately, the conventional Wilkinson divider has a port isolation performance that is narrowband.

A modified form of the Wilkinson divider to achieve a broadband isolation response was proposed by Xue et al. [2]. They replaced the single isolation resistor with a lumped-distributed network that comprised two quarter-wavelength transmission lines, a phase inverter, and two resistors. The topology was demonstrated using parallel striplines (PS) and made use of two through substrate vias to form the phase inverter. The tapered baluns also required in the design.

Received 14 April 2011, Accepted 13 June 2011, Scheduled 16 June 2011

* Corresponding author: Chong Li (c.li.2@research.gla.ac.uk).
occupied a large proportion of the overall circuit area. Two uniplanar implementations were later realized using slotline and asymmetric coplanar stripline [3]. The disadvantage of these is the greater occupied area due to the quarter-wavelength radial stubs used in the design.

In this paper, we propose a new compact ring divider design using a combination of symmetrical coplanar striplines (SCPS) and coplanar waveguides (CPW). This enables the phase inverter to be realized using an airbridge cross-over [4] that twists the signal and ground paths of a coplanar stripline. Compared to other implementations, this results in minimal parasitics and no significant penalty of increased circuit area. The proposed coplanar design can therefore be fabricated with a smaller size. More reliable performance is expected.

2. DESIGN

2.1. Synthesis

A simplified layout of the proposed ring power divider is shown in Figure 1. It comprises four quarter-wave coupled lines that are connected in a ring configuration. The transition to coplanar waveguide ports are accomplished by compact dual baluns [5] that are formed by two CPW to SCPS tee-junctions [6]. The phase inverter is implemented using a single airbridge cross-over. Three other airbridges

Figure 1. Simplified layout view of the SCPS ring divider.
are used to equalize the ground potentials in the CPW-to-SCPS balun transition.

The odd and even mode impedances of the ideal coupled-lines are given by:

\[
Z_{0o} = Z_{0}^{\text{SCPS}} \sqrt{\frac{1-k}{1+k}} \\
Z_{0e} = Z_{0}^{\text{SCPS}} \sqrt{\frac{1+k}{1-k}}
\]

where \(Z_{0}^{\text{SCPS}}\) is the characteristic impedance of the SCPS, and \(k\) is the coupling coefficient. The four quarter-wavelength coupled lines must satisfy the following condition

\[
Z_{0}^{\text{SCPS}} = \sqrt{2} Z_0
\]

where \(Z_0\) is the single-ended port termination impedance, and the value of the resistors required to obtain output isolation is given by

\[
R = 2Z_0
\]

The radius of the ring divider core is given by

\[
R_{\text{SCPS}} = \frac{\lambda_g}{2\pi}
\]

where \(\lambda_g\) is the guided wavelength of the center design frequency.

Figure 2 shows the simulated even and odd-mode characteristic impedances and coupling coefficient as a function of the SCPS conductor width (\(W_{\text{scps}}\)) and spacing (\(S_{\text{scps}}\)). For a 50 Ω design, the required characteristic impedance of the SCPS lines is 70.7 Ω and odd-mode impedance is approximately 35.3 Ω [5]. The CPW trace width

![Figure 2](image-url)

**Figure 2.** Simulated (a) even and odd-mode characteristic impedance, and (b) coupling coefficient versus the SCPS conductor width (\(W_{\text{scps}}\)) for different values of conductor spacing (\(S_{\text{scps}}\)).
was chosen to be 60 µm for a compatibility with on-wafer measurement probes. Using this same value for the SCPS width, the required spacing of the SCPS transmission lines was synthesized to be 24 µm according to Figure 2. The corresponding even-mode impedance and the coupling factor are 151 Ω and 0.65, respectively. The simulations of the ring divider were performed using the Ansoft HFSS™ electromagnetic (EM) modeling tool. Physical dimensions of the final optimized design are given in Table 1.

### 2.2. Cross-over Phase Inverter

The phase inverter design is based on a SCPS airbridge cross-over. The dimension of the airbridge cross-over is 50 µm × 200 µm that was optimized for low loss and good matching using the HFSS simulation

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( W_{SCPS} )</td>
<td>Conductor width of SCPS</td>
<td>60</td>
</tr>
<tr>
<td>( S_{SCPS} )</td>
<td>Gap between SCPS conductors</td>
<td>24</td>
</tr>
<tr>
<td>( R_{SCPS} )</td>
<td>Radius of the ring</td>
<td>672</td>
</tr>
<tr>
<td>( W_{CPW} )</td>
<td>Center conductor width of CPW</td>
<td>60</td>
</tr>
<tr>
<td>( S_{CPW} )</td>
<td>Gap between center and ground conductors of CPW</td>
<td>40</td>
</tr>
<tr>
<td>( G_{CPW} )</td>
<td>Ground conductor width of CPW</td>
<td>60</td>
</tr>
<tr>
<td>( W_{AB} )</td>
<td>Width of the airbridges</td>
<td>50</td>
</tr>
<tr>
<td>( L_{AB} )</td>
<td>Length of airbridges</td>
<td>200</td>
</tr>
<tr>
<td>( H_{AB} )</td>
<td>Height of airbridges</td>
<td>4</td>
</tr>
</tbody>
</table>

*Figure 3.* Simulated extra loss and phase difference for an SCPS airbridge cross-over compared with a uniform SCPS of the same physical length.
The simulation results shown in Figure 3 indicate that the SCPS cross-over has less than 0.05 dB extra loss and a 180° phase shift with approximately 5.5° phase difference up to 50 GHz when compared with a uniform SCPS of same physical length. This performance is better suited for millimeter-wave frequency operation in comparison to the via-based phase inverter implementation reported in [2] because the elevated airbridge cross-over has lower parasitic inductance.

2.3. Effect of Resistor Tolerance

The output isolation response and output port matching of the ring divider are sensitive to the tolerance of the on-chip resistors. To investigate this, a parametric analysis was performed using Ansoft HFSS to vary the resistivity value of the isolation resistors. The simulated variation in the output isolation response and output reflection coefficient is shown in Figure 4. The response for $S_{22}$ and $S_{33}$ are similar to each other. It can be clearly seen from Figure 4(a) that the port isolation improves as the unit resistor values increase but begin to degrade at higher frequencies as the unit resistor values increase above 60 Ω/□. This indicates that a typical tolerance of ±10 Ω/□ from the theoretical optimum resistor value, calculated using Equation (4), can provide a good isolation performance across a wide bandwidth. However, Figure 4(b) indicates that higher unit resistor values improve output port matching.

![Figure 4](image-url)

**Figure 4.** Simulated (a) variation of output port isolation $|S_{32}|$, and (b) output port match $|S_{22}|$ for different unit resistor values (in 10 Ω/□ steps).

3. EXPERIMENTAL RESULTS

To validate the proposed concept, a ring divider design operating at $K$-band was fabricated on a semi-insulating GaAs substrate of
620 µm thickness. The metal conductor patterns in gold were defined using electron beam lithography techniques with an evaporated gold thickness of 0.5 µm. The isolation resistors were formed using nichrome. The airbridges connecting the CPW ground conductors and forming the SCPS cross-overs were also defined by electron-beam lithography and fabricated using a dry etch process. A microphotograph of a divider under test and a scanning electron microscope (SEM) image of the airbridge cross-over are shown in Figure 5. The chip size, including the probe pad feeds, is 1.9 mm × 1.9 mm.

Scattering parameter measurements were performed using the Short-Open-Load-Reciprocal Thru (SOLR) method of calibration [8] with a commercial alumina impedance standard substrate (P/N CS-15). Since the ports of the divider are orthogonal to each other, three separate calibrations were carried out on a standard probe station with two probes while a third probe was used as the broadband load. The scattering parameters of the ring divider were reconstructed based on the three sets of two-port scattering parameter measurements. By choosing the SOLR calibration technique we avoid the need to fabricate replica devices that have the added constraint of only having in-line port layouts. This not only saves on costly chip area, but the resultant scattering parameters are measured from a single device to give a true indication of its output balance performance.

Figure 6 shows the measured results that are in good agreement with the simulations. It can be seen that port isolation better than 20 dB is achieved across the bandwidth from 10 MHz to 50 GHz as predicted. The in-band insertion loss and port return losses are 0.6 dB and 15 dB over the frequency range from 15 GHz to 32 GHz,
**Figure 6.** Frequency response of the ring divider: magnitude of (a) transmission, (b) port return losses, and (c) output port isolation.

**Figure 7.** Measured amplitude $|S_{31}/S_{21}|$ and phase $(S_{31}/S_{21})$ balance response.

respectively. Slight discrepancies in the output port matching are seen in Figure 6(b). This difference may come from either the fabrication tolerance of the isolation resistors, as discussed in Section 2.3, or a
slight error in positioning the probes during measurement.

The measured amplitude and phase balance of the ring divider is shown in Figure 7. These indicate that the output amplitude and phase balance are within $\pm 0.5\,\text{dB}$ and $\pm 2^\circ$, respectively, in the bandwidth from 10 MHz to 43 GHz.

Table 2 summarizes the performance of our proposed divider compared to recently published work by other authors. It can be seen that the proposed divider demonstrate the combined advantages of a compact size, wideband high isolation, and uniplanar fabrication characteristics. Devices with comparatively smaller size demonstrate

<table>
<thead>
<tr>
<th>Reference</th>
<th>Centre Frequency ($f_0$)</th>
<th>Bandwidth ($\Delta f/f_0$)</th>
<th>Reflection</th>
<th>Transmission</th>
<th>Isolation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Reflection</td>
<td>$&gt; 15,\text{dB}$</td>
<td>$&lt; 4,\text{dB}$</td>
<td>$&gt; 20,\text{dB}$</td>
</tr>
<tr>
<td>[2]</td>
<td>2 GHz</td>
<td>75%</td>
<td>120%</td>
<td>234%</td>
<td></td>
</tr>
<tr>
<td>[3]</td>
<td>0.75 GHz</td>
<td>69%/79%</td>
<td>105%/123%</td>
<td>168%/240%</td>
<td></td>
</tr>
<tr>
<td>[9]</td>
<td>30 GHz</td>
<td>$&lt; 100%$</td>
<td>†</td>
<td>107%</td>
<td></td>
</tr>
<tr>
<td>[10]</td>
<td>15 GHz</td>
<td>12%</td>
<td>$&lt; 10%$</td>
<td>†</td>
<td></td>
</tr>
<tr>
<td>[11]</td>
<td>$\sim 10,\text{GHz}$</td>
<td>$\sim 110%$</td>
<td>140%</td>
<td>150%</td>
<td></td>
</tr>
<tr>
<td>This work</td>
<td>25 GHz</td>
<td>68%</td>
<td>76%</td>
<td>$&gt; 200%$</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Reference</th>
<th>Size</th>
<th>Technology</th>
<th>Fabrication</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>[2]</td>
<td>$0.52\lambda_g \times 0.73\lambda_g$</td>
<td>Parallel-Strip lines</td>
<td>Double-sided</td>
<td>-</td>
</tr>
<tr>
<td>[3]</td>
<td>$0.46\lambda_g \times 0.64\lambda_g$</td>
<td>ACPS Slotlines</td>
<td>Uniplanar</td>
<td>-</td>
</tr>
<tr>
<td>[9]</td>
<td>$0.13\lambda_g \times 0.29\lambda_g$</td>
<td>Microstrip &amp; CPW</td>
<td>Multilayer</td>
<td>-</td>
</tr>
<tr>
<td>[10]</td>
<td>$&gt; 3\lambda_g \times 1.3\lambda_g$</td>
<td>SIW</td>
<td>Vias required</td>
<td>-</td>
</tr>
<tr>
<td>[11]</td>
<td>$\sim 0.42\lambda_g \times 0.14\lambda_g$</td>
<td>Multiple wafer-level packaging</td>
<td>Multilayer</td>
<td>-</td>
</tr>
<tr>
<td>This work</td>
<td>$0.45\lambda_g \times 0.45\lambda_g$</td>
<td>CPW &amp; SCPS</td>
<td>Uniplanar</td>
<td>-</td>
</tr>
</tbody>
</table>

$^1$Transmission loss is greater than 5 dB;
$^2$Isolation is less than 15 dB.
lower isolation bandwidth and require more complicated multilayer fabrication processes [9, 11].

4. CONCLUSIONS

A new design of the ring power divider has been successfully demonstrated using a GaAs MMIC process with airbridge technology. The proposed design uses entirely coplanar techniques that make the divider compact in size and suitable for integration with active GaAs MMIC devices.

ACKNOWLEDGMENT

This work was supported by UK EPSRC and e2v Technologies (UK) Ltd.

REFERENCES


