PIER M
 
Progress In Electromagnetics Research M
ISSN: 1937-8726
Home | Search | Notification | Authors | Submission | PIERS Home | EM Academy
Home > Vol. 52 > pp. 181-190

A NEW DIODE-CLAMPED MULTILEVEL INVERTER FOR CAPACITOR VOLTAGE BALANCING

By S. Shi, X. Wang, S. Zheng, and F. Xia

Full Article PDF (820 KB)

Abstract:
In this paper, a new diode-clamped multilevel inverter for capacitor voltage with inserted inductors is proposed. The key is to solve the voltage unbalance of diode-clamped multilevel inverter (DCMLI), which utilizes fewer switches and adopts a simpler control strategy. In this way, the cost and volume of the DCMLI can be effectively reduced. Firstly, the new five-level inverter topology is analyzed in detail under different operation modes. Then, the proposed topology extended to (2n+1) level inverter is introduced and discussed. Finally, both simulation and experiment results are demonstrated to verify the validity of the proposed topology.

Citation:
S. Shi, X. Wang, S. Zheng, and F. Xia, "A New Diode-Clamped Multilevel Inverter for Capacitor Voltage Balancing," Progress In Electromagnetics Research M, Vol. 52, 181-190, 2016.
doi:10.2528/PIERM16100603

References:
1. Franquelo, L. G., J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Industrial Electronics Magazine, Vol. 2, No. 2, 28-39, 2008.
doi:10.1109/MIE.2008.923519

2. Investigating R&D Committee of Current Statuses and Trends of General Purpose Inverter, "General purpose inverter: Current status of energy saving effect, performance improvement, and environmental harmonization,", IEEJ Technical Report, No. 807, (in Japanese).

3. Sheng, L. J. and P. F. Zheng, "Multilevel converters a new breed of power converters," IEEE Trans. Ind. Appl., Vol. 32, No. 3, 509-517, 1996.
doi:10.1109/28.502161

4. Yuan, X. M. and I. Barbi, "Fundamentals of a new diode clamping multilevel inverter," IEEE Trans. Power Electron., Vol. 15, No. 4, 711-718, 2000.
doi:10.1109/63.849041

5. Wang, H., J. Li, H. Li, K. Xiao, and H. Chen, "Experimental study and SPICE simulation of CMOS inverters latch-up effects due to high power microwave interference," Progress In Electromagnetics Research, Vol. 87, 313-330, 2008.
doi:10.2528/PIER08100408

6. Hsu, C.-L. and J.-T. Kuo, "Microstrip realization of trisection synthesis with frequency-dependent admittance inverter," Progress In Electromagnetics Research, Vol. 113, 195-210, 2011.
doi:10.2528/PIER11011301

7. Wu, Y.-D., C.-W. Kuo, S.-Y. Chen, and M.-H. Chen, "A general rule for designing multibranch high-order mode converter," Progress In Electromagnetics Research, Vol. 138, 327-336, 2013.
doi:10.2528/PIER11101404

8. Guo, Y., L. Wang, and C. Liao, "Modeling and analysis of conducted electromagnetic interference in electric vehicle power supply system," Progress In Electromagnetics Research, Vol. 139, 193-209, 2013.
doi:10.2528/PIER13031101

9. Guo, Y., L. Wang, and C. Liao, "Systematic analysis of conducted electromagnetic interferences for the electric drive system in electric vehicles," Progress In Electromagnetics Research, Vol. 134, 359-378, 2013.
doi:10.2528/PIER12092816

10. Wang, H., M. Lu, Y. Deng, R. Zhao, and X. He, "Relationship between flying capacitor multilevel inverter PWM methods and switching loss minimized PWM method for flying capacitor multilevel inverter," Proc. 2004 IEEE 35th Annual Power Electronics Specialists Conf., 2004 (PESC 04), Vol. 6, 4418-4422, June 2004.

11. Song, S. G., F. S. Kang, and S.-J. Park, "Cascaded multilevel inverter employing three-phase transformers and single DC input," IEEE Trans. Ind. Electron., Vol. 56, No. 6, 2005-2014, 2009.
doi:10.1109/TIE.2009.2013846

12. Chen, A. and X. He, "Research on hybrid-clamped multilevel-inverter topologies," IEEE Trans. Ind. Electron., Vol. 53, No. 6, 1898-1907, 2006.
doi:10.1109/TIE.2006.885154

13. Rodriguez, J., J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., Vol. 49, No. 4, 724-738, 2002.
doi:10.1109/TIE.2002.801052

14. Han, Y., X. He, C. Tan, J. Cheng, and R. Zhao, "Multilevel circuit topologies based on the switched-capacitor converter and diode-clamped converter," IEEE Trans. Power Electron., Vol. 26, No. 8, 2127-2136, 2011.
doi:10.1109/TPEL.2010.2095885

15. Peng, F. Z., J.-S. Lai, J. McKeever, and J. Van Coevering, "A multilevel voltage - source converter system with balanced DC voltages," IEEE PESC Conf. Record, 1144-1150, June 1995.

16. Shukla, A., A. Ghosh, and A. Joshi, "Flying-capacitor-based chopper circuit for dc capacitor voltage balancing in diode-clamped multilevel inverter," IEEE Trans. Ind. Electron., Vol. 57, No. 7, 2249-2261, 2010.
doi:10.1109/TIE.2009.2029527

17. Peng, F. Z., "A generalized multilevel inverter topology with self-voltage balancing," IEEE Trans. Ind. Appl., Vol. 37, 611-618, 2001.
doi:10.1109/28.913728

18. Gao, C., X. Jiang, Y. Li, Z. Chen, and J. Liu, "DC-link voltage self-balance method for a diode-clamped modular multilevel converter with minimum number of voltage sensors," IEEE Trans. Power Electron., Vol. 28, No. 5, 2125-2139, 2013.
doi:10.1109/TPEL.2012.2212915

19. Sano, K. and H. Fujita, "Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters," IEEE Trans. Ind. Appl., Vol. 44, No. 6, 1768-1776, 2008.
doi:10.1109/TIA.2008.2006291

20. Shoyama, M., T. Naka, and T. Ninomiya, "Resonant switched capacitor converter with high efficiency," Proceedings of the 35th Annual IEEE Power Electronics Specialists Conference, Vol. 5, 3780-3786, 2004.

21. Ito, T., M. Kamaga, and Y. Sato, "Operating characteristics of open-loop RSCC connected to diode-clamped multilevel inverter," Proceedings of IEEJ Annual Meeting, 4-043, 2009 (in Japanese).

22. Ajami, A., H. Shokri, and A. Mokhberdoran, "Parallel switch-based chopper circuit for DC capacitor voltage balancing in diode-clamped multilevel inverter," IET Power Electron., Vol. 7, No. 3, 503-514, 2014.
doi:10.1049/iet-pel.2013.0305

23. Marchesoni, M. and P. Tenca, "Diode-clamped multilevel converters: A practical way to balance dc-link voltages," IEEE Trans. Ind. Electron., Vol. 49, No. 4, 752-765, 2002.
doi:10.1109/TIE.2002.801237

24. Lai, J. S. and F. Z. Peng, "Multilevel converters - A new breed of power converters," IEEE Trans. Ind. Appl., Vol. 32, No. 3, 509-517, 1996.
doi:10.1109/28.502161

25. Newton, C. and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters," Proc. Institute of Electrical Engineering - Electric Power Applications, Vol. 146, No. 3, 341-349, 1999.
doi:10.1049/ip-epa:19990103


© Copyright 2010 EMW Publishing. All Rights Reserved