

# Bi-CMOS Design of $a \cdot \exp(-j \cdot \varphi_0)$ Phase Shifter as Miniature Microwave Passive Circuit using Bandpass NGD Resonant Circuit

Mathieu Guerin<sup>1</sup>, Fayrouz Haddad<sup>1, \*</sup>, Wenceslas Rahajandraibe<sup>1</sup>, Samuel Ngoho<sup>2</sup>,  
Glaucio Fontgalland<sup>3</sup>, Fayu Wan<sup>4</sup>, and Blaise Ravelo<sup>4</sup>

**Abstract**—The purpose of this paper is to study the RF/microwave constant phase shift (CPS) designed as an integrated circuit (IC) in 130-nm Bi-CMOS technology. The CPS under study is constituted by a bandpass (BP) negative group delay (NGD) passive cell combined in cascade with a positive group delay (PGD) circuit. The CPS real circuit is represented by a CLC-network associated in cascade with a BP-NGD passive cell. The CPS characterization is based on the  $S$ -parameter modelling. The CPS is analytically modeled by the frequency independent transmission phase modelling by the mathematical relation  $\varphi(f) = a \cdot \exp(-j \cdot \varphi_0) = \text{constant}$  around working frequency  $[f_n - \Delta f/2, f_n + \Delta f/2]$  by denoting center frequency  $f_n$  and frequency band  $\Delta f$ . The analytical principle of the constant PS is explored by means of the RLC-network based NGD cell. The design formula of the NGD and CLC passive circuit parameters in function of desired operation frequency is established. The validity of the developed theory is verified with a proof-of-concept (POC). A CPS miniature IC having physical size  $1.15 \text{ mm} \times 0.7 \text{ mm}$  is designed and implemented as POC in 130-nm Bi-CMOS technology. The ADS<sup>®</sup> and layout versus schematic of Cadence<sup>®</sup> simulation results from 130-nm Bi-CMOS CPS POC confirms the theoretical investigation feasibility. The simulated results of the obtained CPS IC POC layout show  $\varphi_0 = -67^\circ \pm 1^\circ$  phase shift around  $f_n = 0.85 \text{ GHz}$  within the frequency band delimited by  $f_1 = 0.73 \text{ GHz}$  to  $f_2 = 0.984 \text{ GHz}$  or  $\Delta f = f_2 - f_1 = 254 \text{ GHz}$ . The CPS robustness designed in 130-nm Bi-CMOS IC technology is stated by Monte Carlo statistical analysis from 1000 trials with respect to the component geometrical parameters. It was reported that the phase shift and insertion loss flatness's of the CPS IC is guaranteed lower than 5% in  $\Delta f/f_n = 30\%$  relative frequency band around  $f_n$ .

## 1. INTRODUCTION

Today, the everyday life in the megalopolis depends more and more on the development of wireless communication system [1]. To satisfy the societal challenging needs, the wireless network must progress following the 6G technology roadmap [2–4]. Nevertheless, the design and implementation of 6G wireless networks require considerable technological challenges [3, 5]. High-performance antenna array constitutes one of the key elements constituting the 6G wireless network transceiver to generate accurate beam steering for wireless sensor network system. For example, innovative communication and control technique for wireless drone-based antenna array was proposed [6]. A linear beamforming and RF impairment suppression were developed for massive antenna array [7]. An innovative coupled phase locked loop array topology was introduced to design beam-steering and switching antenna array [8]. To improve the mobile wireless communication system, analysis approaches of beam-steering and

---

Received 9 June 2023, Accepted 26 October 2023, Scheduled 24 November 2023

\* Corresponding author: Fayrouz Haddad (fayrouz.haddad@im2np.fr).

<sup>1</sup> Aix-Marseille University, CNRS, University of Toulon, IM2NP UMR7334, Marseille 13007, France. <sup>2</sup> Association Française de Science des Systèmes (AFSCET), Paris 75013, France. <sup>3</sup> Federal University of Campina Grande, Applied Electromagnetic and Microwave Lab., Campina Grande/PB, 58429, Brazil.

characterization of directivity dedicated to adaptive and p-i-n diodes controlled reconfigurable antenna arrays have been studied [9, 10].

In the last two decades, remarkable antenna array topologies designed by using metamaterial (MTM) base phase shifters (PSs) were deployed [11, 12]. Various unfamiliar antenna array topologies using negative group delay (NGD) function inspired from MTMs were progressively developed as alternative solution for beam steering [13–15]. One of particularity of innovative NGD-based antenna array is the ability to operate with squint-free beamforming [14, 15]. In addition, the NGD circuits can also be potentially exploited to improve different RF and microwave devices and systems [16–28]. So far, it should be emphasized that various topologies of RF and microwave NGD circuits [16–18] were proposed in the literature. A lot of effort is required to develop the wireless communication system NGD application. In fact, the NGD circuit (NGDC) was used to design analog reflection topology building blocks for adaptive microwave signal processing applications [16]. The broadband NGD networks were also exploited for compensating microwave component effects for communication systems [17]. The effectiveness of NGD circuit for linear-phase bandpass (BP) filter was equalized by NGDCs [18]. More general NGD RF and microwave engineering as the improvement of microwave amplifiers [19], non-Foster elements [20–22], interconnection equalization [23], power dividers and phase shifters (PSs) is overviewed in [23–27]. Further wireless system application was also introduced with tri-band NGD circuits [28]. Based on the NGD delay equalization principle, the innovative design of NGD-PS operating with constant phase shift (CPS) working independently to the frequency is this decade hot topic of NGD RF/microwave engineering application [23–27]. The CPS topology is basically composed by two blocks operating with positive group delay (PGD) and NGD effect connected in cascade [23–27].

In brief, the NGD effect was discovered by physicists from negative group velocity media [29, 30]. Then, the NGV effect was experimented with split ring resonator (SRR) based MTMs [31] and also resistive lossy MTM based microwave circuits [32]. Various topologies of NGD microwave circuits as open-end transmission line (TL) [33], absorptive bandstop filter [34] and signal interference techniques [35] based structures were suggested. The design feasibility of dual-band NGD microwave circuits using different topologies as multi-coupling and defected ground structures was introduced [36–38]. One of the NGD circuit design challenges is one the application development [16–28] and miniaturization [38–41]. Despite the progressive research work on the NGD RF and microwave circuit design, the meaning and familiarity to this counterintuitive function for the non-specialist wireless communication engineers remain an open question. To enlighten the shadow around the NGD electronic engineering, a simple and fundamental theory of NGD circuit enabling to classify the different types of topologies inspired from filter theory is initiated [42]. Among the fundamental topologies, the bandpass (BP) and stop-band (SB) type NGDCs were identified [42]. Among the different types, the BP-NGD topologies are widely explored in the literature [13–41].

To tackle problem of application, the present study is particularly focused on the miniaturization by CMOS design of microwave PS devices using BP-NGD circuit [23–27]. A microstrip PS using a field effect transistor based active NGDC based distributed topology was proposed [24]. By exploiting more complex distributed NGDC, it was shown that the CPS can be designed to operate in broad frequency band [25]. An innovative application using SB-NGD topology for designing stair PS was recently introduced [27]. However, the integration issue of CPS in front-end microwave transceiver [1, 43] requires miniature circuits. To overcome the biggest challenges on NGD CPS design, further research work on the feasibility of CPS integrated circuit (IC) must be raised. By exploring an innovative LCL-network based topology [26], a 130-nm Bi-CMOS technology-based quadrature CPS was recently introduced to operate with particular value of phase shift  $\varphi_0 = -90^\circ$  [44].

In the present paper, the feasibility study of CPS design to operate with non-trivial phase shift in 130-nm Bi-CMOS technology by is developed. Different from the PS study introduced in [44], we tackle the CPS design challenge of non-trivial arbitrary chosen phase value  $\varphi_0 \neq \{+/- 90^\circ, 180^\circ\}$  by establishing the constituting component design formulas. The proposed CPS topology under study is composed by a CLC-network circuit acting as a PGD block connected in cascade with a BP-NGD passive cell constituted by an RLC-series resonant network. This paper is organized in five main sections.

- Section 2 focuses on the description of the CPS topology operation principle constituted by PGD and NGD ideal blocks. The CPS analysis and characterization are analytically defined by the  $S$ -parameters. The ideal model of CPS is illustrated by the appropriate expression of phase shift

and transmission/reflection coefficients.


- Section 3 develops the CPS circuit theory from lumped passive cell topology which explains how to characterize the PS. The synthesis formulas allowing to determine the constituting component parameters from the CPS specification goal are established. The methodology of proposed topology CPS IC designed in Bi-CMOS technology is presented.
- Section 4 examines the proof-of-concept (POC) analysis by designing a CPS implemented in 130-nm Bi-CMOS technology. The theoretical approach and design feasibility will be verified by results from commercial tools simulation which is compared by the calculated ones from analytical model.
- Section 5 is the sensitivity analyses of phase shift, insertion and reflection losses of the 130-nm Bi-CMOS CPS IC POC based on the Monte Carlo (MC) statistic method.
- Then, the final section is the conclusion of the paper.

## 2. ANALYTICAL INVESTIGATION ON BP-NGD NETWORK BASED CPS

This section introduces the topological principle and the microwave circuit theory of CPS design including the constituting PGD and BP-NGD blocks. The analytical expressions enabling to synthesize the CPS from the expected specifications are formulated. Then, the proposed CPS IC design methodology is explained.

### 2.1. Basic Definition Necessary for the CPS Analysis

The theoretical modelling of the CPS topology proposed in the present paper is determined from the impedance or  $Z$ -matrix operation. Acting as a two-port system, the CPS can be represented by the diagram as introduced by Fig. 1.



**Figure 1.** Two-port  $Z$ -matrix block diagram.

According to the circuit and system theory, for the case of symmetric topology, the frequency dependent  $Z$ -matrix model can be expressed by the equation:

$$[Z(jf)] = \begin{bmatrix} Z_{11}(jf) & Z_{21}(jf) \\ Z_{21}(jf) & Z_{11}(jf) \end{bmatrix}. \quad (1)$$

By means of  $Z$ -to- $S$  matrix transform and by denoting  $R_0 = 50 \Omega$  the terminal load reference impedance, the equivalent  $S$ -parameters can be obtained by the matrix relationship:

$$[S(jf)] = \left\{ [Z(jf)] - \begin{bmatrix} R_0 & 0 \\ 0 & R_0 \end{bmatrix} \right\} \times \left\{ [Z(jf)] + \begin{bmatrix} R_0 & 0 \\ 0 & R_0 \end{bmatrix} \right\}^{-1} \quad (2)$$

with  $j^2 = -1$ . It yields the associated frequency domain parameters:


- Reflection and transmission parameter magnitudes:  $S_{pq=\{11,21\}}(f) = |S_{pq}(jf)|$ ;
- Transmission phase:  $\varphi(f) = \arg[S_{21}(jf)]$
- And more importantly the associated GD defined by:

$$GD(f) = \frac{-\partial \varphi(f)}{\partial (2\pi f)}. \quad (3)$$

By using this notion, we can develop the CPS topological principle as described in the following paragraph.

## 2.2. Topological Principle of the Developed CPS

Figure 2 represents the  $f$ -frequency dependent CPS two-port topology. The basic principle of CPS under study is based on the constituting PGD circuit represented by middle block and NGD identical circuits as lateral input/output blocks. Acting as RF and microwave circuit, the analysis is based on the  $S$ -parameters.



**Figure 2.** CPS constituting block diagram.

In the working frequency band  $[f_1, f_2]$ , the PGD and NGD blocks are ideally specified by, respectively:

$$\begin{cases} GD_{PGD}(f) = t_p > 0 \\ GD_{NGD}(f) = t_n < 0 \end{cases} \quad (4)$$

By means definition (3), the passive circuit PGD and NGD  $S$ -matrices can be ideally written as:

$$[S_{x=\{PGD,NGD\}}(jf)] = \begin{bmatrix} B & A_x \exp[j(\varphi_x - 2\pi f t_x)] \\ A_x \exp[j(\varphi_x - 2\pi f t_x)] & B \end{bmatrix} \quad (5)$$

with the transmission coefficient magnitudes  $A_{x=\{PGD,NGD\}}$ :

$$\begin{cases} |S_{21,PGD}(j\omega)| = A_{PGD} < 1 \\ |S_{21,NGD}(j\omega)| = A_{NGD} < 1 \end{cases} \quad (6)$$

We should choose the PGD and NGD blocks as well-matched access circuits. This is why the reflection coefficients must be:

$$|S_{11PGD}(jf)| = |S_{11NGD}(jf)| = A \ll 1. \quad (7)$$

## 2.3. $S$ -Parameter Ideal Model and Characteristics of the Proposed CPS

As a matter of fact, according to the  $S$ -matrix theory, the CPS ideal model established from the diagram introduced by Fig. 2 can be written as:

$$[S_{CPS}(jf)] = [S_{NGD}(jf)] \times [S_{PGD}(jf)] \times [S_{NGD}(jf)]. \quad (8)$$

Because of PGD and NGD block access matching, within the frequency band  $[f_1, f_2]$ , we should have:

$$|S_{11CPS}(jf)| \ll 1. \quad (9)$$

Moreover, within the frequency band  $[f_1, f_2]$ , the CPS transmission coefficient can be ideally expressed as:

$$S_{21CPS}(jf) = A_{NGD}^2 A_{PGD} \exp\{j[2\varphi_n + \varphi_p - 2\pi f(2t_n + t_p)]\} \quad (10)$$

where:


$$\varphi_{CPS}(f) = 2\varphi_n + \varphi_p - 2\pi f(2t_n + t_p). \quad (11)$$

In the frequency band of the study  $[f_1, f_2]$ , the PS behaves as a constant or frequency independent phase shift if:

$$\arg[S_{21CPS}(j\omega)] = Cst \Rightarrow GD_{CPS} = 0. \quad (12)$$

The corresponding GD diagrams are depicted by Fig. 3(a). Knowing the previous constant phase hypothesis, the PGD and NGD GDs can be expressed by:

$$GD_{NGD}(f) = -GD_{PGD}(f)/2 \Rightarrow t_n = -t_p/2. \quad (13)$$



**Figure 3.** (a) GD and (b) phaseresponses of PGD, NGD, and CPS ideal topologies.

We remark from Fig. 3(b) that the PGD phase is plotted with negative slope, and the NGD phase is oppositely plotted in positive slope. By means of the analytical definition (3), the associated PGD and NGD phases can be modelled by:

$$\begin{cases} \varphi_{21,PGD}(f) = \varphi_{21,PGD}(f_1) - 2\pi f t_p = \varphi_p - 2\pi f t_p \\ \varphi_{21,NGD}(f) = \varphi_{21,NGD}(f_1) - 2\pi f t_n = \varphi_n - 2\pi f t_n \end{cases} \quad (14)$$

Knowing condition (13), the overall topology proposed by Fig. 2 should present phase shift written by:

$$\varphi_{CPS}(f) = 2\varphi_{NGD} + \varphi_{PGD}. \quad (15)$$

Finally, the main goal of the study is achieved by expressing the CPS  $S$ -parameter model:

$$S_{21CPS}(jf) = a \cdot \exp(j\varphi_0) \quad (16)$$

with magnitude and phase given by:

$$\begin{cases} a = A_{NGD}^2 A_{PGD} \\ \varphi_0 = 2\varphi_n + \varphi_p \end{cases} \quad (17)$$

To materialize the BP-NGD circuit-based CPS topological principle, a concrete circuit theory is introduced in the next section.


### 3. CIRCUIT THEORY ANALYSIS OF CPS

The circuit analysis of the proposed CPS is theoretically studied in the present section. The synthesis formulas of resistor, inductor, and capacitor components constituting the PGD and BP-NGD cells are established.

#### 3.1. CPS Circuit Introduction

The design solution of the CPS consists in identifying the constituting real circuits able to generate the characteristics defined by the previous section. Fig. 4 depicts the adopted topology of CPS passive lumped circuit under study including the three basic constituting blocks. We can identify from this diagram the constituting blocks of the CPS.

The constituting lateral NGD topology is represented by the BP-NGD cell using an RLC-series resonant network. In the middle blocks, we have the PGD topology represented by the  $\pi$ -cell of a  $C_p L_p C_p$ -network. After the  $Z$ -matrix expression and  $Z$ -to- $S$  matrix transform defined by Equation (2), we established the  $S$ -parameter models  $[S_{PGD}(jf)]$  and  $[S_{NGD}(jf)]$  of the PGD and NGD blocks,



**Figure 4.** Lumped passive circuit of CPS topology.

respectively. Consequently, we analytically demonstrated the following  $S$ -matrix models:

$$[S_{PGD}(jf)] = \frac{\begin{bmatrix} Z_l(jf) - R_0^2 Y_c(jf)[2 + Z_l(jf)Y_c(jf)] & 2R_0 \\ 2R_0 & Z_l(jf) - R_0^2 Y_c(jf)[2 + Z_l(jf)Y_c(jf)] \end{bmatrix}}{D_{PGD}(jf)} \quad (18)$$

$$[S_{NGD}(jf)] = \frac{\begin{bmatrix} -R_0 & 2Z_{rlc}(jf) \\ 2Z_{rlc}(jf) & -R_0 \end{bmatrix}}{R_0 + 2Z_{rlc}(jf)} \quad (19)$$

where:

$$D_{PGD}(jf) = 2R_0 + Z_l(jf) + R_0 Y_c(jf)[\{R_0 + Z_l(jf)[2 + R_0 Y_c(jf)]\}] \quad (20)$$

with the PGD and NGD impedance and admittance defined by:

$$\begin{cases} Z_l(jf) = j2\pi f L_p \\ Y_c(jf) = j2\pi f C_p \\ Z_{rlc}(jf) = R + j2\pi f L + \frac{1}{j2\pi f C} \end{cases} \quad (21)$$

The design formulas of each components constituting the CPS circuit are derived from the  $S$ -parameter analysis. The established equations are described in the following paragraphs.

### 3.2. Design Formulas of the CPS PGD Circuit Components

The PGD phase shift was calculated from the transmission coefficient  $S_{21PGD}$ . We emphasize that the present CPS study is originally considering the non-trivial arbitrary chosen phase value  $\varphi_0 \neq \{+/-90^\circ, 180^\circ\}$  different from the work done in [44]. The PGD cell is synthesized in function of the desired phase value  $\varphi(f = f_n) = \varphi_0$  around the operation frequency  $f_n$ . which can be chosen as:

$$f_n = \frac{1}{2\pi\sqrt{2L_p C_p}}. \quad (22)$$

When  $f = f_n$ , we can analytically demonstrate the PGD phase:

$$\tan[\varphi_{PGD}(f_n)] = \frac{-(3R_0^2 + 16\pi^2 L_p^2 f_n^2)}{8\pi R_0 f_n L_p}. \quad (23)$$

The solution of equation  $\tan[\varphi_{PGD}(f_n)] = \tan(\varphi_0)$  enables to express the expected values of PGD inductor. It yields the inductor value:

$$L_p = \frac{R_0[\tan(\varphi_0) + \sqrt{\tan^2(\varphi_0) - 3}]}{4\pi f_n}. \quad (24)$$

By using Equation (22), we can extract the PGD capacitor value:

$$C_p = \frac{1}{8\pi^2 f_n^2 L_p}. \quad (25)$$

The theoretical approach to determine the design formulas of NGD circuit constituting the CPS is described in the next subsection.

### 3.3. Design Formulas of the NGD Circuit Components Constituting the CPS

different from the PDG previous analysis, the NGD circuit design is established from the parameters at the NGD center frequency:

$$f_n = \frac{1}{2\pi\sqrt{LC}}. \quad (26)$$

The reflection coefficient  $S_{11NGD}(f_n)$  and especially the GD  $GD_{NGD}(f_n)$  are the essential NGD circuit parameters to be exploited to determine the design formulas. The NGD component design equations are established from the access matching  $S_{11NGD}(f_n) < B$  and GD Equation (13) at the work frequency. Based on the RLC-series network-based BP-NGD theory, it implies the design equation system:

$$\begin{cases} S_{11NGD}(f_n) = B \\ GD_{NGD}(f_n) = -t_p \end{cases}. \quad (27)$$

We remind that the PGD GD  $GD_{PGD}(f_n) = t_p$  derived from  $S_{21PGD}$  is given by:

$$t_p = \frac{4R_0L_p(7R_0^2 + 48\pi^2L_p^2f_n^2)}{9R_0^4 + 256\pi^4L_p^4f_n^4 + 160\pi^2R_0^2L_p^2f_n^2}. \quad (28)$$

The NGD cell resistor and inductor values are the solutions of equation system (27). It implies subsequently the following design formulas respectively:

$$R = \frac{R_0(1+B)}{2B} \quad (29)$$

$$L = \frac{R_0t_p(1+B)}{4B^2}. \quad (30)$$

By inverting Equation (26), we have the capacitor value:

$$C = \frac{1}{4\pi^2f_n^2L}. \quad (31)$$

After elaboration of the theoretical concept, it would be important to have a design guide. Knowing the component design formulas, the CPS design methodology is presented in the following subsection.

### 3.4. Design Methodology of CPS IC Designed in Bi-CMOS Technology

The design method of the lumped passive CPS IC can be performed by the following four principal phases containing different technical steps:

- PHASE I: Specifications and ideal analysis
  - Step 1: Targeted specifications working frequency  $f_n$ , phase value  $\varphi_0$  and access matching  $B$  of PGD and NGD cells
  - Step 2: Calculations of components  $L_p$ ,  $C_p$ ,  $R$ ,  $L$  and  $C$  from analytical formulas (24), (25), (29), (30) and (31), respectively
  - Step 3: Schematic design and  $S$ -parameter simulations with CPS POC constituted by ideal lumped components
- PHASE II: Ideal result analysis
  - Step 4: MATLAB<sup>®</sup> calculation of CPS lumped circuit  $S$ -parameter model
  - Step 5: Commercial tool  $S$ -parameter simulation of CPS lumped circuit
  - Step 6: Analysis and comparison of phases and  $S$ -parameters from CPS IC schematic and model
- PHASE III: Bi-CMOS IC design
  - Step 7: Identification of equivalent R, L and C components constituting the CPS IC susceptible to be designed in 130-nm Bi-CMOS technology
  - Step 8: Schematic design of CPS IC in Bi-CMOS technology with respect to the constraints of component nominal values

- PHASE IV: Verification results
  - Step 9: Optimization with respect to the layout imperfection
  - Step 10: Layout versus schematic (LVS) from the CPS layout design
  - Step 11: Design rule checking (DRC) result analyses
  - Step 12: Post-layout simulation (PLS) and CPS IC validation result with respect to the expected specifications given in Step 1
  - Step 13: Robustness assessment with MC statistical method applied to the IC parameter variations


The validity of the CPS IC design methodology is verified by POC design feasibility examined in the following section.

#### 4. DESIGN FEASIBILITY VERIFICATION RESULTS OF CPS IC IN 130-nm BI-CMOS TECHNOLOGY

The present section is focused on the validation results of the previously introduced CPS theory using BP-NGD topology. To do this, the design schematics and layout of the classical and Bi-CMOS CPS lumped circuits are described. Then, the verification results referring on the comparison of analytical calculations and two different commercial tools will be discussed.

##### 4.1. Description of CPS POC Design

The design approach of the CPS is based on the  $S$ -parameter goals similar to all RF and microwave circuits. By reminding that different from [44], the present CPS works with an arbitrarily chosen non-trivial phase shift  $\varphi_0$  around the operation frequency  $f_n$ . The present design is performed from the different networks constituting the CPS lumped circuit. Fig. 5 displays the considered schematics of the simulated circuits assumed as the first and ideal POC with ADS<sup>®</sup> commercial tool from Keysight Technologies<sup>®</sup>. These POCs of PGD, NGD, and CPS lumped circuits are designed in the environment of RF and microwave electronic circuit ADS<sup>®</sup> simulator. The CPS POC  $S$ -parameter simulation is performed from  $f_{\min} = 0.7$  GHz to  $f_{\max} = 1$  GHz.



**Figure 5.** ADS<sup>®</sup> schematic design of PGD, NGD and CPS POCs.

The used designer is an electronic simulation environment of commercial tool familiar to microwave engineers. The proposed CPS POC is designed following the methodology developed by previous Subsections 3–4. The targeted and considered specifications are presented by Table 1.

Starting from the specifications indicated by Table 1, the POC resistor, inductor, and capacitor components were calculated and optimized. Therefore, we obtain the component values of PGD and NGD networks constituting the CPS POC indicated by Table 2.

In addition to the ideal lumped circuit design, the design of the second CPS POC more challengingly designed as an IC implemented in 130-nm Bi-CMOS technology is described in the following subsection.

**Table 1.** Targeted specifications during the CPS POC.


Circuit	Description	Parameters	Desired specifications
CPS	Work frequency	$f_n$	850 MHz
	Phase shift	$\varphi_0$	$-67^\circ$
	Transmission coefficient	$S_{21}$	$> -6$ dB
NGD and PGD	Reflection coefficients	$S_{11} = S_{22}$	$< -20$ dB


**Table 2.** Component values of design CPS constituting blocks.

Block	Description	Name	Value
PGD	Inductor	$L_p$	7.6 nH
	Capacitor	$C_p$	2.33 pF
NGD	Resistor	$R$	$77 \Omega$
	Inductor	$L$	25.8 nH
	Capacitor	$C$	1.04 pF

#### 4.2. Description CPS IC as POC Designed 130-nm Bi-CMOS Technology

Another very expanded and popular commercial tool for miniature electronic circuit design engineering is used for the second POC of CPS. The schematic of the simulated IC CPS is highlighted by Fig. 6. As aforementioned in the introduction, the proposed CPS IC is designed in 130-nm Bi-CMOS technology. The second POC is designed in the Cadence VIRTUOSO<sup>®</sup> schematic environment commercial tool from Orcad<sup>®</sup>. The implemented Bi-CMOS resistor, inductor and capacitor components were chosen by taking into account the layout imperfection. The 130-nm BiCMOSunsalicedN+active resistor referenced by name rpo1b was used for the NGD network. The inductor components are implemented by metal spiral coils using 130-nm BiCMOS symmetrical high current inductor referenced by name

**Figure 6.** Schematic design of CPS IC in the Cadence VIRTUOSO<sup>®</sup> environment.



**Figure 7.** Layout design of miniature CPS IC in the Cadence VIRTUOSO<sup>®</sup> environment.

indsym\_lamw. The capacitors were designed in metal-insulator-metal technology. The Cadence VIRTUOSO<sup>®</sup> layout design of the third POC representing a miniature circuit of the simulated CPS is highlighted by Fig. 7. The designed layout of the miniature PS has  $1.15 \text{ mm} \times 0.7 \text{ mm}$  physical size or  $0.805 \text{ mm}^2$  surface. It is noteworthy that the inductors are the most cumbersome components constituting more than 90% of the layout surface.

After the DRC of the introduced layout, the CPS IS design feasibility based on the results of LVS is discussed in the next section.

#### 4.3. Comparison of Computed and Simulated Results of the CPS IC Designed in 130-nm Bi-CMOS Technology

To verify the validity of the CPS IC design feasibility, the comparison between analytical calculation and numeric simulations is carried out. The present subsection discusses the  $S$ -parameter simulation results from MATLAB<sup>®</sup> calculated model, ADS<sup>®</sup> and Cadence VIRTUOSO<sup>®</sup> layout simulations. The frequency band of the result analysis presented in this paper is delimited by  $f_{\min} = 0.7 \text{ GHz}$  and  $f_{\max} = 1 \text{ GHz}$ .

##### 4.3.1. PGD and NGD Responses


Figure 8(a) plots the comparisons of phase responses of PGD and NGD circuits from MATLAB<sup>®</sup> computation and simulation. It can be pointed out that the computed model and simulation are in very good correlation. The PGD phase shift model (plotted in solid black curve) compared to the simulated one (plotted in cyan circle curve) presents a phase shift of about  $\varphi_{PGD}(f_0) = -67^\circ$  for  $f_0 = 850 \text{ MHz}$ . However, the computed (plotted in red dashed curve) and simulated (plotted in blue circle curve) NGD phase responses present values  $\varphi_{NGD}(f_0) = 0^\circ$ . It can be underlined that the obtained responses are well-correlated to the expected ideal ones depicted by Fig. 3.

The associated GDs displayed by Fig. 8(b) show the complementarity in particular at the working frequency  $f_0$  with  $t_p = GD_{PGD}(f_0) \approx 0.224 \text{ ns}$ . Fig. 9(a) displays the NGD and PGD reflection coefficients from computation and simulation. As expected in the specifications of Table 1, the NGD and PGD are well matched with  $S_{11\max}$  better than  $-10 \text{ dB}$ . Then, Fig. 9(b) represents the NGD and PGD transmission coefficients. The PGD insertion loss  $S_{21NGD} > -0.01 \text{ dB}$  can be neglected, while the NGD insertion loss is better than  $S_{21NGD} > -3 \text{ dB}$ .


The verification results of the CPS design feasibility are more obviously understood from the examination of its phase shift and  $S$ -parameters as explored in the following paragraph.

##### 4.3.2. $S$ -Parameter and Phase Shift Responses of the Developed CPS

The present paragraph is dedicated to the confirmation of the design feasibility of the ideal schematic of Fig. 5 and IC layout of Fig. 7 designed in 130-nm Bi-CMOS technology. The verification results are based on the comparison of computed  $S$ -parameters from models expressed by Equation (18) and



**Figure 8.** Comparison of PGD and NGD (a) phase, and (b) GD from modelling and ADS<sup>®</sup> simulation.



**Figure 9.** Comparison of PGD and NGD (a)  $S_{11}$  and (b)  $S_{21}$  from modelling and ADS<sup>®</sup> simulation.

Equation (19) and the simulations from commercial tools. The MATLAB<sup>®</sup> computed (plotted in solid black curve), ADS<sup>®</sup> (plotted in blue cyan curve) and Cadence VIRTUOSO<sup>®</sup> (plotted in dashed red curve) simulated results of CPS  $S_{11}$  and  $S_{21}$  are displayed by Fig. 10(a) and Fig. 10(b), respectively.

The designed CPS IC is well matched from  $f_{\min}$  to  $f_{\max}$ . However, the Cadence VIRTUOSO<sup>®</sup> simulated  $S_{21}$  plotted by Fig. 10(b) presents slight differences from the ideal circuit of about 1.2 dB. More importantly, the comparison of CPS ideal circuit and IC phase responses is shown by Fig. 11(a). The computed and simulated results confirm that the constant and frequency independent behaviors around  $f_0 = 0.85$  GHz are in good agreement. The obtained results reveal phase shift flatness  $\varphi_{0ADS}(f_1 < f < f_2) = -67^\circ \pm 0.25\%$  from MATLAB calculation of models against  $\varphi_{0Cadence}(f_1 < f < f_2) = -67^\circ \pm 1\%$  from Cadence VIRTUOSO<sup>®</sup> simulation within the frequency band  $[f_1, f_2]$  with  $f_1 = 730$  MHz and  $f_2 = 984$  MHz. The associated GDs of the CPS IC which state variations lower than  $\Delta GD_{ADS}(f_1 < f < f_2) = 50$  ps based on the results from MATLAB calculation and  $\Delta GD_{Cadence}(f_1 < f < f_2) = 0.1$  ns based on Cadence VIRTUOSO<sup>®</sup> simulation results are sketched by Fig. 11(b). Table 3 describes the specifications of the compared CPS ideal circuit and IC. The flatnesses of the phase and transmission coefficient of the simulated CPS IC are assessed. It can be stated that around the working frequency, the CPS IC can be characterized by the relation  $S_{21CPS}(jf) = a \cdot \exp(j\varphi_0)$  which does not depend on frequency  $f$  with insertion loss  $a = 0.56 \pm 2.5\%$  and constant phase shift  $\varphi_0 = -67^\circ \pm 1\%$ .



The robustness of CPS IC design in 130-nm Bi-CMOS technology is highlighted by the MC sensitivity analysis of the following section.

## 5. DISCUSSION ON THE CPS IC LAYOUT SENSITIVITY ANALYSES WITH RESPECT TO THE GEOMETRICAL PARAMETER VARIATIONS

The imperfection of IC layout designed in 130-nm Bi-CMOS technology with respect to the geometrical parameters is an important point for the CPS performance by varying the physical sizes. The present section studies the MC analyses of phase shift, and insertion and reflection losses with  $n = 1000$  trials. Physical parameters are statistically varied in Gaussian law with  $\pm 5\%$  standard deviations.

**Table 3.** Specifications of calculated and simulated CPS.

Parameters	Calculated	ADS <sup>®</sup>	Cadence <sup>®</sup>
$f_1$	0.730 GHz		
$f_2$	0.984 GHz		
$\Delta f/f_n$	30%		
$\varphi(f_n)$	$-67^\circ$	$-67.05^\circ$	$-67.2^\circ$
$\Delta\varphi$	$+/-0.25^\circ$	$+/-0.25^\circ$	$+/-1^\circ$
$S_{11}(f_n)$	-13.8 dB	-13.7 dB	-13.98 dB
$S_{21}(f_n)$	-6.28 dB	-6.285 dB	-5.07 dB
$\Delta S_{21}$	1 dB	1.04 dB	0.73 dB

**Figure 10.** Comparison of CPS (a)  $S_{11}$  and (b)  $S_{21}$  from modelling, and ADS<sup>®</sup> and Cadence VIRTUOSO<sup>®</sup> simulations.**Figure 11.** Comparison of CPS (a) phase and (b) GD from modelling, and ADS<sup>®</sup> and Cadence VIRTUOSO<sup>®</sup> simulation.

### 5.1. Ranges of Component Physical Parameters Used to Design the 130-nm Bi-CMOS CPS IC

Because of realistic physical constraints, the IC layout designed in the Cadence VIRTUOSO<sup>®</sup> environment may be sensitive to the physical real effect. The length, width, and radius of implemented components in 130-nm Bi-CMOS technology are the most sensitive geometrical parameters which are the essential aspects. For the considered design, we summarized the minimum and maximum values of resistors and inductors. Table 4 indicates the minimum and maximum values of unsalicydedN+activeresistor which are equal to  $R_{\min} = 4 \Omega$  and  $R_{\max} = 13 \text{ k}\Omega$ .

The sensitive component susceptible to influence significantly the CPS IC specifications is the symmetrical high current spiral inductor. The minimum and maximum values of 130-nm Bi-CMOS inductor which are  $L_{\min} = 3.8 \text{ nH}$  and  $L_{\max} = 25.8 \text{ nH}$  are summarized by Table 5.

**Table 4.** Ranges of geometrical and electrical parameters of the 130-nm Bi-CMOS resistors implemented in the CPS IC layout.

Description	Parameter	Min	Max
Width	$w$	1 $\mu\text{m}$	100 $\mu\text{m}$
Length	$d$	3 $\mu\text{m}$	100 $\mu\text{m}$
Resistor	$R$	4 $\Omega$	13 k $\Omega$

**Table 5.** Ranges of geometrical and electrical parameters of the 130-nm Bi-CMOS inductors used in CPS IC layout.

Description	Parameter	Min	Max
Width	$w$	5 $\mu\text{m}$	12 $\mu\text{m}$
Diameter	$\phi$	53 $\mu\text{m}$	163 $\mu\text{m}$
Number of turns	$N$	2	9
Inductor value	$L$	3.8 nH	25.8 nH
Si area	$S$	0.0144 mm <sup>2</sup>	0.0961 mm <sup>2</sup>
Resonance frequency	$f_r$	3.33 GHz	91.4 GHz

To materialize the effectiveness of the proposed CPS IC layout design, the MC analysis results which highlight the worst-cases of the parameters are discussed in the following subsections.

## 5.2. Phase Shift MC Analysis

The MC analysis results analyzing the phase shift  $\varphi_{CPS}(f_n) = \varphi_0$  of the CPS IC layout were performed with  $n = 1000$  runs. The histogram of phase shift is plotted by Fig. 12. The phase mean value around the working frequency  $f_0$  is  $\varphi_0 = -67.0681^\circ$  with standard deviation  $\sigma(\varphi_0) = 0.382^\circ$ . After the carried-out MC trials, the variation of phase shift  $\varphi_0$  with multiple of absolute error evolves behaving as asymmetric configuration with sample lower than 0.1% for  $\Delta\varphi_0 < 1^\circ$ .

## 5.3. MC Analysis of CPS IC Transmission Coefficient


In addition to the phase shift, the worst case of transmission coefficient is analyzed in this paragraph with  $n = 1000$  runs. The MC analysis results analyzing the minimum of transmission coefficient  $S_{21\min}$  of the CPS IC layout in the frequency band  $[f_{\min}, f_{\max}]$  were performed. The histogram of the minimal transmission coefficient is shown by Fig. 13.

The assessed mean value is mean  $(S_{21\min}) = -4.862$  dB with standard deviation  $\sigma(S_{21\min}) = 0.08$ . During the MC run trials, the CPS IC minimal transmission coefficient having values with multiple of standard deviation  $3\sigma(S_{21\min})$  has samples lower than 5.


## 5.4. Maximal Reflection Loss MC Analysis

Another  $S$ -parameter worst-case analysis of CPS IC reflection coefficient with  $n = 1000$  trials is also examined in this paragraph. The MC analysis results analyzing the maximum of reflection coefficient  $S_{11\max}$  of the CPS IC layout in the frequency band  $[f_{\min}, f_{\max}]$  were obtained. The histogram plot of the CPS IC minimal transmission coefficient is depicted by Fig. 14.

The assessed mean value is mean  $(S_{11\max}) = -10.17$  dB which is lower than  $-10$  dB with standard deviation  $\sigma(S_{11\max}) = 0.256$ . Based on the present statistical analysis, the CPS IC minimal transmission coefficient having values with multiple of standard deviation  $3\sigma(S_{11\max})$  has lower than 5 samples or 0.5% of total trials.




**Figure 12.** Histogram of CPS IC layout  $\varphi_0$  from MC analysis.




**Figure 13.** Histogram of CPS IC layout mean ( $S_{21}$ ) responses from MC analysis.

### 5.5. MC Sensitivity Analysis of the CPS IC with Respect to 10% Standard Deviation of Inductors and Capacitors

In addition to the previous MC analyses in the frequency range, one may wonder about the BP-NGD CPS sensitivity with respect to the reactive components. As an answer to such a curiosity, statistical based sensitivity of the BP-NGD CPS from  $S$ -parameter simulation with respect to the



**Figure 14.** Histogram of CPS IC layout  $S_{11\max}$  from MC analysis.



**Figure 15.** Histograms of (a)  $\varphi_0$ , (b)  $S_{21}(f_n)$  and (c)  $S_{11}(f_n)$  with respect to 10% standard deviations of reactive components.

reactive components  $L_p$ ,  $C_p$ ,  $L$ , and  $C$  was carried out. The single frequency ( $f = f_n$ ) MC analyses over 1000 trials were performed. Therefore, we have histograms of the simulated phase shift, transmission and reflection coefficients at the operating frequencies  $f = f_n$  plotted in Fig. 15(a), Fig. 15(b), and Fig. 15(c).

The assessed performances from statistical analyses of the results in terms of mean values and standard deviations are addressed in Table 6. We can see that the phase shift variation remains lower than  $\pm 6.92^\circ$ , and the IC CPS remains well matched.

**Table 6.** BP-NGD CPS performances of 10% standard deviation MC analyses applied to reactive components.

Parameter	$\varphi_0$	$S_{21}(f_n)$	$S_{11}(f_n)$
Average value	$-66.92^\circ$	$-6.2$ dB	$-14.11$ dB
Standard deviation	$6.92^\circ$	$0.34$ dB	$1.84$ dB

## 6. CONCLUDING REMARK

An innovative investigation on microwave miniature CPS by using BP-NGD circuit is developed. The originality of the study lies on the consideration of non-trivial arbitrary value of phase shift and also the IC implementation in 130-nm Bi-CMOS technology. The theoretical approach of BP-NGD CPS is elaborated from  $S$ -parameter modelling. The design formulas of lumped components constituting the CPS are established. The 130-nm Bi-CMOS design of the proposed CPS is described. The feasibility study of the microwave CPS IC design in 130-nm Bi-CMOS technology is verified by comparing analytical model and commercial tool simulation results. The schematic and layout designs are described. The obtained computed and simulated results confirm the constant phase shift independent to the frequency. The CPS IC robustness is highlighted by the statistical analysis with respect to the Gaussian variation of the geometrical parameters. The sensitivity MC analyses with 1000 trials applied to the phase shift around the working frequency,  $S_{11}$  and  $S_{21}$  worst-cases enable to state the robustness of the CPS IC design in 130-nm Bi-CMOS technology. The proposed design is potentially useful for dealing with the millimeter wave THz [43], GD issue [45] and ultra-wide band improvement [46, 47] of RF/microwave transceiver of future 5G/6G communication system. In addition, further investigation on active CPS Bi-CMOS IC design will be developed in the future by challenging the phase-metric assessment as introduced in [48, 49].

## ACKNOWLEDGMENT

This research work is supported by the National Key Research and Development Program of China (2022YFE0122700) and in part by NSFC (61971230).

## REFERENCES

1. Meng, T. H., B. McFarland, D. Su, and J. Thomson, "Design and implementation of an all-CMOS 802.11a wireless LAN chipset," *IEEE Commun. Mag.*, Vol. 41, No. 8, 160–168, Aug. 2003.
2. Fletcher, B., "ATIS Next G Alliance paves 6G roadmap," Available online, Accessed Jan. 1, 2023, <https://www.fiercewireless.com/tech/atis-next-g-alliance-paves-6g-roadmap>.
3. Dahad, N., "6G: Roadmap, challenges and opportunities," Available online, Accessed Jan. 1, 2023, <https://www.eetimes.eu/6g-roadmap-challenges-and-opportunities/>.
4. Letaief, K. B., W. Chen, Y. Shi, J. Zhang, and Y.-J. A. Zhang, "The roadmap to 6G — AI empowered wireless networks," PDF White Paper, 1–8, arXiv:1904.11686v2, 2019, Available online, Accessed Jan. 1, 2023, <https://doi.org/10.48550/arXiv.1904.11686>.

5. Yaklaf, S. K. A., K. S. Tarmissi, and N. A. A. Shashoa, "6G mobile communications systems: Requirements, specifications, challenges, applications, and technologies," *2021 IEEE 1st International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering MI-STA*, 679–683, 2021.
6. Mozaffari, M., W. Saad, M. Bennis, and M. Debbah, "Communications and control for wireless drone-based antenna array," *IEEE Transactions on Communications*, Vol. 67, No. 1, 820–834, Jan. 2019.
7. Hakkarainen, A., J. Werner, K. R. Dandekar, and M. Valkama, "Widely-linear beamforming and RF impairment suppression in massive antenna arrays," *Journal of Communications and Networks*, Vol. 15, No. 4, 383–397, Aug. 2013.
8. Yan, S.-H. and T.-H. Chu, "A beam-steering and -switching antenna array using a coupled phase-locked loop array," *IEEE Transactions on Antennas and Propagation*, Vol. 57, No. 3, 638–644, Mar. 2009.
9. Kallnichev, V., "Analysis of beam-steering and directive characteristics of adaptive antenna arrays for mobile communications," *IEEE Antennas and Propagation Magazine*, Vol. 43, No. 3, 145–152, Jun. 2001.
10. Zhang, J., S. Zhang, Z. Ying, A. S. Morris, and G. F. Pedersen, "Radiation-pattern reconfigurable phased array with p-i-n diodes controlled for 5G mobile terminals," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 68, No. 3, 1103–1117, Mar. 2020.
11. Li, Y., M. F. Iskander, Z. Zhang, and Z. Feng, "A new low cost leaky wave coplanar waveguide continuous transverse stub antenna array using metamaterial-based phase shifters for beam steering," *IEEE Transactions on Antennas and Propagation*, Vol. 61, No. 7, 2619–2625, Jul. 2013.
12. Oh, S. S. and L. Shafai, "Compensated circuit with characteristics of lossless double negative materials and its application to array antennas," *IET Microw. Antennas Propag.*, Vol. 1, No. 1, 29–38, 2007.
13. Alomar, W. and A. Mortazawi, "Method of generating negative group delay in phase arrays without using lossy circuits," *Proc. IEEE IWS 2013*, 1–4, Beijing, China, Apr. 14–18, 2013.
14. Mirzaei, H. and G. V. Eleftheriades, "Arbitrary-angle squint-free beamforming in series-fed antenna arrays using non-foster elements synthesized by negative-group-delay networks," *IEEE Transactions on Antennas and Propagation*, Vol. 63, No. 5, 1997–2010, May 2015.
15. Zhu, M. and C.-T. M. Wu, "Reconfigurable series feed network for squint-free antenna beamforming using distributed amplifier-based negative group delay circuit," *Proc. 2019 49th EuMC*, 256–259, Paris, France, Oct. 1–3, 2019.
16. Lucyszyn, S. and I. D. Robertson, "Analog reflection topology building blocks for adaptive microwave signal processing applications," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 43, No. 3, 601–611, Mar. 1995.
17. Broomfield, C. D. and J. K. A. Everard, "Broadband negative group delay networks for compensation of oscillators, filters and communication systems," *Electron. Lett.*, Vol. 36, No. 23, 1931–1933, Nov. 2000.
18. Ahn, K.-P., R. Ishikawa, and K. Honjo, "Group delay equalized UWB InGaP/GaAs HBT MMIC amplifier using negative group delay circuits," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 57, No. 9, 2139–2147, Sep. 2009.
19. Shao, T., Z. Wang, S. Fang, H. Liu, and Z. Chen, "A full-passband linear-phase band-pass filter equalized with negative group delay circuits," *IEEE Access*, Vol. 8, 43336–43343, Feb. 2020.
20. Zhang, T., C.-T. M. Wu, and R. Xu, "High Q series negative capacitor using negative group delay circuit based on a stepped-impedance distributed amplifier," *IEICE Electron. Exp.*, Vol. 14, No. 7, 2017.
21. Mirzaei, H. and G. V. Eleftheriades, "Realizing non-Foster reactive elements using negative-group-delay networks," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 61, No. 12, 4322–4332, Dec. 2013.
22. Au, N. and C. Seo, "Novel design of a 2.1–2.9 GHz negative capacitance using a passive non-Foster circuit," *IEICE Electron. Exp.*, Vol. 14, No. 1, 1–6, 2017.

23. Xiao, J.-K., Q.-F. Wang, and J.-G. Ma, "Negative group delay circuits and applications: Feedforward amplifiers, phased-array antennas, constant phase shifters, non-foster elements, interconnection equalization, and power dividers," *IEEE Microwave Magazine*, Vol. 22, No. 2, 16–32, Feb. 2021.
24. Ravelo, B., "Distributed NGD active circuit for RF-microwave communication," *Int. J. Electron. Commun.*, Vol. 68, No. 4, 282–290, Apr. 2014.
25. Meng, Y., Z. Wang, S.-J. Fang, and H. Liu, "Broadband phase shifter with constant phase based on negative group delay circuit," *Progress In Electromagnetics Research Letters*, Vol. 103, 161–169, 2022.
26. Nebhen, J. and B. Ravelo, "Innovative microwave design of frequency-independent passive phase shifter with LCL-network and bandpass NGD circuit," *Progress In Electromagnetics Research C*, Vol. 109, 187–203, 2021.
27. Ravelo, B., G. Fontgalland, H. S. Silva, J. Nebhen, W. Rahajandraibe, M. Guerin, G. Chan, and F. Wan, "Original application of stop-band negative group delay microwave passive circuit for two-step stair phase shifter designing," *IEEE Access*, Vol. 10, No. 1, 1493–1508, 2022.
28. Meng, Y., Z. Wang, S.-J. Fang, and H. Liu, "A tri-band negative group delay circuit for multiband wireless applications," *Progress In Electromagnetics Research C*, Vol. 108, 159–169, 2021.
29. Ségard, B. and B. Macke, "Observation of negative velocity pulse propagation," *Phys. Lett. A*, Vol. 109, 213–216, May 1985.
30. Macke, B. and B. Ségard, "Propagation of light-pulses at a negative group-velocity," *Eur. Phys. J. D*, Vol. 23, No. 1, 125–141, Apr. 2003.
31. Monti, G. and L. Tarricone, "Negative group velocity in a split ring resonator-coupled microstrip line," *Progress In Electromagnetics Research*, Vol. 94, 33–47, 2009.
32. Barroso, J. J., J. E. B. Oliveira, O. L. Coutinho, and U. C. Hasar, "Negative group velocity in resistive lossy left-handed transmission lines," *IET Microw. Antennas Propag.*, Vol. 10, No. 7, 808–815, May 2016.
33. Kayano, Y. and H. Inoue, "Embedded F-SIR type transmission line with open-stub for negative group delay characteristic," *IEICE Trans. Electron.*, Vol. 99, No. 9, 1023–1026, 2016.
34. Qiu, L.-F., L.-S. Wu, W.-Y. Yin, and J.-F. Mao, "Absorptive bandstop filter with prescribed negative group delay and bandwidth," *IEEE Microw. Wireless Compon. Lett.*, Vol. 27, No. 7, 639–641, Jul. 2017.
35. Wang, Z., Y. Cao, T. Shao, S. Fang, and Y. Liu, "A negative group delay microwave circuit based on signal interference techniques," *IEEE Microw. Wireless Compon. Lett.*, Vol. 28, No. 4, 290–292, Apr. 2018.
36. Choi, H., Y. Jeong, J. Lim, S.-Y. Eom, and Y.-B. Jung, "A novel design for a dual-band negative group delay circuit," *IEEE Microw. Wireless Compon. Lett.*, Vol. 21, No. 1, 19–21, Jan. 2011.
37. Zhou, X., B. Li, N. Li, B. Ravelo, X. Hu, Q. Ji, et al., "Analytical design of dual-band negative group delay circuit with multi-coupled lines," *IEEE Access*, Vol. 8, 72749–72756, 2020.
38. Chaudhary, G., Y. Jeong, and J. Lim, "Miniaturized dual-band negative group delay circuit using dual-plane defected structures," *IEEE Microw. Wireless Compon. Lett.*, Vol. 24, No. 8, 521–523, Aug. 2014.
39. Liu, G. and J. Xu, "Compact transmission-type negative group delay circuit with low attenuation," *Electron. Lett.*, Vol. 53, No. 7, 476–478, Mar. 2017.
40. Shao, T., Z. Wang, S. Fang, H. Liu, and S. Fu, "A compact transmission line self-matched negative group delay microwave circuit," *IEEE Access*, Vol. 5, 22836–22843, 2017.
41. Shao, T., S. Fang, Z. Wang, and H. Liu, "A compact dual-band negative group delay microwave circuit," *Radioengineering*, Vol. 27, No. 4, 1070–1076, Dec. 2018.
42. Ravelo, B., "Similitude between the NGD function and filter gain behaviours," *Int. J. Circ. Theor. Appl.*, Vol. 42, No. 10, 1016–1032, Oct. 2014.

43. Dickson, T. O., M. A. LaCroix, S. Boret, D. Gloria, R. Beerkens, and S. P. Voinigescu, "30-100-GHz inductors and transformers for millimeter-wave (Bi) CMOS integrated circuits," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 53, No. 1, 123–133, Jan. 2005.
44. Ravelo, B., M. Guerin, J. Frnda, F. E. Sahoo, G. Fontgalland, H. S. Silva, S. Ngoho, F. Haddad, and W. Rahajandraibe, "Design method of constant phase-shifter microwave passive integrated circuit in 130-nm BiCMOS technology with bandpass-type negative group delay," *IEEE Access*, Vol. 10, No. 1, 93084–93103, Aug. 2022.
45. Vemagiri, J., A. Chamarti, M. Agarwal, and K. Varahramyan, "Transmission line delay-based radio frequency identification (RFID) tag," *Microw. Opt. Technol. Lett.*, Vol. 49, No. 8, 1900–1904, Aug. 2007.
46. Vauche, R., S. Bourdel, N. Dehaese, J. Gaubert, O. Ramos Sparrow, E. Muhr, et al., "High efficiency UWB pulse generator for ultra-low-power applications," *Int. J. Microw. Wireless Technol.*, Vol. 8, No. 3, 495–503, May 2016.
47. Choi, H., Y. Jeong, C. D. Kim, and J. S. Kenney, "Efficiency enhancement of feedforward amplifiers by employing a negative group-delay circuit," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 58, No. 5, 1116–1125, May 2010.
48. Macke, B., B. Ségard, and F. Wielonsky, "Optimal superluminal systems," *Phys. Rev. E*, Vol. 72, 035601(R), 1–4, Sept. 2005.
49. Kandic, M. and G. Bridges, "Negative group delay prototype filter based on cascaded second order stages implemented with Sallen-Key topology," *Progress In Electromagnetics Research B*, Vol. 94, 1–18, Sept. 2021.