

# A 50 pA-Input-Bias-Current 134 dB-Open-Loop-Gain Operational Amplifier with a New CMFB and Base Current Compensation Circuit

Ting Hong<sup>3,2</sup>, Wenchang Li<sup>3,4,\*</sup>, Jian Liu<sup>1,2</sup>, and Tianyi Zhang<sup>3</sup>

<sup>1</sup>State Key Laboratory of Semiconductor Physics and Chip Technologies  
Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

<sup>2</sup>Center of Materials Science and Optoelectronics Engineering  
University of Chinese Academy of Sciences, Beijing 100049, China

<sup>3</sup>Laboratory of Solid State Optoelectronic Information Technology

Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

<sup>4</sup>School of Integrated Circuits, University of Chinese Academy of Sciences, Beijing 100049, China

**ABSTRACT:** In the design of a precision operational amplifier (OPA), cancellation of the input bias current is a challenging issue, which is primarily limited by the current mirror mismatch and the low  $\beta$  value of the PNP transistors. This article proposes a new base current compensation design, which enables zero input-bias-current theoretically. The input stage of the circuit is an active load differential pair with a new common-mode feedback (CMFB) circuit based on the current reuse technique, which can provide a stable common-mode voltage for the amplifier without additional power consumption and area occupation. The proposed OPA is designed in a bipolar process with a core area of 2.85 mm  $\times$  1.5 mm. Simulation results show that this OPA achieves a 134 dB open-loop-gain, 50 pA input-bias-current @25°C, and a low supply current of 0.9 mA, which suggests a concise architecture of the OPA for low offset, low noise, low input bias current, and high gain.

## 1. INTRODUCTION

Precision operational amplifier (OPA) has the characteristics of low input offset voltage, low temperature drift, and low noise, which make it capable of acquiring weak signals and then complete amplification. It is widely used in sensors, instrumentation amplifiers, precision filters, etc. [1]. Its performance has a direct impact on the overall system and can even become a bottleneck that hinders significant advancements [2]. In addition, it is usually fabricated in a bipolar process with the advantages of designing high-performance operational amplifiers, because the bipolar process can achieve greater transconductance and lower noise than the standard CMOS process [3]. In addition, the bipolar process has the advantages of high gain, wide bandwidth, and low offset. However, the bipolar process may reduce the input impedance of the OPA, resulting in an increase of the input bias current [4].

To address these shortcomings, a base current compensation circuit has been proposed to decrease the input bias current. However, the resulting residual current is typically one-fifth to one-twentieth of the original uncompensated base current [5]. Furthermore, a modified base current compensation structure that mainly consists of a resistor-adjustable current mirror and an improved Wilson current mirror has been proposed. However, the accuracy is insensitive to the value of  $\beta$  (the ratio of the collector current to base current) [5, 6]. In particular, cancella-

tion of the input bias current is challenging, primarily limited by the current mirror mismatch and the low  $\beta$  value of the PNP transistors. Thus, this study proposes an innovative input bias current compensation structure, which can theoretically reduce the bias current to zero.

For a higher gain and stable common voltage of the output [7], a common-mode feedback (CMFB) loop was proposed, which can also improve the common-mode rejection ratio (CMRR) [8]. However, another OPA for a CMFB loop circuit requires a large area and consumes more power [9]. Thus, a new (CMFB) circuit based on current reuse technology is proposed, which can provide a stable common-mode voltage for the amplifier without additional power consumption and area occupation.

Based on the above, a high-gain precision operational amplifier was designed for the bipolar process. The remainder of this paper is organized as follows. The system architecture is described in Section 2. Section 3 introduces the circuit design of the three-stage OPA with the proposed CMFB loop and base current compensation structure. Simulation results of the proposed OPA are presented in Section 4. Finally, the conclusions are presented in Section 5.

## 2. SYSTEM ARCHITECTURE

The system architecture of the proposed amplifier is shown in Fig. 1. It is mainly composed of a differential input stage with a

\* Corresponding author: Wenchang Li (iwc@semi.ac.cn).




FIGURE 1. System architecture of the OPA.




FIGURE 2. Differential input and gain stages.

CMFB loop and base current compensation structure, a middle gain stage, an output stage, and a bias. The working principle is as follows. First, the external input signal is amplified by the differential input stage. The amplified signal is converted into a current signal at the middle-gain stage, and the current signal was amplified. Finally, the current signal was converted into a voltage signal through the output stage, and amplified once again. Through this process, the OPA obtains gain from the analog input signal to the output signal. The role of the CMFB loop is to stabilize the differential output voltage of the input stage, and the base current compensation structure reduces the bias current and increases the input impedance.

The overall gain of the OPA is expressed as follows:

$$A_{v0} \approx G_{m1}G_{m2}G_{m3}R_{O1}R_{O2}R_{OL} \quad (1)$$

where  $G_{m1}$ ,  $G_{m2}$ , and  $G_{m3}$  represent the transconductances of AMP1, AMP2, and AMP3, respectively.  $R_{O1}$  and  $R_{O2}$  represent the equivalent output impedances of AMP1 and AMP2, respectively, and  $R_{OL}$  represents the equivalent load impedance of AMP3.

$C_{C1}$  and  $C_{C2}$  are Miller capacitors that compensate for the overall frequency response, and their values are designed as fol-

lows [10]:

$$C_{C1} = 4 \left( \frac{G_{m1}}{G_{m3}} \right) C_L \quad (2)$$

$$C_{C2} = \frac{2}{1 - \frac{G_{m2}}{G_{m3}}} \left( \frac{G_{m2}}{G_{m3}} \right) C_L \quad (3)$$

where  $C_L$  represents the output load capacitance.

### 3. CIRCUITS DESIGN AND IMPLEMENTATION

#### 3.1. High Gain Differential Input and Gain Stages

The internal circuit diagrams of the input and middle-gain stages are shown in Fig. 2. The input stage is an N-type differential pair stage composed of  $Q_1$  and  $Q_2$ ,  $Q_3$ ,  $Q_4$ ,  $Q_5$ ,  $Q_6$ ,  $R_1$ , and  $R_2$ . A common loop provides a bias voltage to the base of  $Q_3$ ,  $Q_4$ ,  $Q_7$ , and  $Q_8$  [5]. The working principle is as follows: when the base voltage of  $Q_3$  increases, the collector voltage of  $Q_1$  increases. Then,  $Q_7$  detects the change and decreases the base voltage of  $Q_8$ . Through this negative feedback loop, the base voltage of  $Q_3$  was decreased.






FIGURE 4. Base current compensation.

and the base current of  $Q_{24}$  is expressed as follows:

$$I_{B24} = I_{B1} = I_{B2} \quad (10)$$

where  $I_{C1}$  is the collector current of  $Q_1$ .  $I_{b1}$ ,  $I_{b2}$ , and  $I_{B24}$  are the base currents of  $Q_1$ ,  $Q_2$ , and  $Q_{24}$ , respectively.  $Q_{21}$ ,  $Q_{22}$ , and  $Q_{23}$  are identical and simultaneously biased at the same voltage between the base and emitter. Therefore, the equation for the collector currents of  $Q_{21}$ ,  $Q_{22}$ ,  $Q_{23}$  is given by the Eq. (11).

$$I_{C23} = I_{C21} = I_{C22} \quad (11)$$

The collector of  $Q_{23}$  is connected to the base of  $Q_{24}$ , and the collector current of  $Q_{23}$  is given by Eq. (12).

$$I_{C23} = I_{B24} \quad (12)$$

According to Eqs. (9), (10), and (11), the following formula can be expressed:

$$I_{C21} = I_{C22} = I_{B1} = I_{B2} \quad (13)$$

According to Eqs. (13),  $Q_{21}$  and  $Q_{22}$  supply the base current needed by transistors  $Q_1$  and  $Q_2$ , respectively. The base current is theoretically completely compensated, and the input bias current is near zero.

However, due to the dispersion of the transistor's  $\beta$  value during the manufacturing process, it is difficult for the base current to be zero. To evaluate the mismatch in process fabrication, the paper employed Monte Carlo simulations to assess its impact on the studied architecture in Section 4. In this study, instead of using complex current mirrors for current copying, we leveraged the relationship between transistor current and area for equivalent current compensation. Additionally, resistors  $R_6$ ,  $R_7$ , and  $R_8$  are high-precision metal-film resistors. The design also allows for later resistor trimming to ensure engineering reliability.

### 3.3. Push-Pull Output Stage

The internal circuit diagram of the output stage is shown in Fig. 5. The output stage is composed of a buffer, a current driver circuit, and a class-B push-pull output stage with low output impedance. The common-collector amplifier ( $Q_{26}$ , current source  $I_6$ ) is used to realize the impedance transformer. The current driver circuit ( $Q_{30}$ ,  $Q_{31}$ ,  $Q_{27}$ ,  $R_{10}$ , and  $R_9$ ) provide base currents of  $Q_{28}$  and  $Q_{29}$ , respectively, and the output current is  $\beta$  times the base current of  $Q_{28}$  and  $Q_{29}$ .




FIGURE 5. Output stage.

## 4. THE SIMULATION RESULTS

The proposed OPA with a new CMFB and base current compensation circuit was designed and simulated based on a complementary bipolar process. Fig. 6 shows a layout view of the proposed OPA (2.85 mm  $\times$  1.5 mm), and Fig. 7 exhibits a 134 dB open-loop-gain and 1.7 MHz bandwidth (GBW). The current consumption of the proposed OPA was 900  $\mu$ A with a supply voltage of  $\pm 15$  V. Fig. 8 shows the CMRR of the OPA, which was approximately 84 dB. Fig. 9 shows the input noise voltage (0.1 to 10 Hz), and the input-referred integrated peak-to-peak noise voltage ( $V_{P-P}$ ) was approximately 0.4  $\mu$ V<sub>P-P</sub>.

As shown in Fig. 10, the offset voltage of the OPA was counted. The maximum input offset voltage was approximately 60  $\mu$ V. Fig. 11 indicates the input bias current from  $-45^\circ$  to  $85^\circ$ , and the maximum input bias current is less than 400 pA. The simulation results shown in Fig. 11 illustrate the dramatic reduction in the input bias current achieved by the proposed base-current compensation circuit. However, the effects of device parameters mismatch under temperature variations and slight differences in  $V_{be}$  because IR drops in metal interconnects make it challenging to achieve perfect compensation for the base current of the input stage. The saturation current ( $I_s$ ) of a bipolar transistor increases with temperature, which causes the input bias current to also increase with temperature.

The Monte Carlo analysis reveals a mean value about 33 pA and standard deviation of 200 pA for the base compensation current, as observed from the statistical histogram in Fig. 12. This value is low enough to attest to the robust nature of the circuit. Additionally, a metal-film resistor is employed for  $R_6$ ,  $R_7$ ,  $R_8$  to enhance the design's manufacturability and reliability.

Table 1 shows the performance of the proposed OPA compared to other previously published three-stage OPAs. The proposed OPA has lower current and input bias current owing to the current reuse technique of the CMFB loop circuit and the new base current compensation design.




FIGURE 6. Layout view of proposed operational amplifier.




FIGURE 7. Simulation results of open loop gain and bandwidth.




FIGURE 8. Simulation results of CMRR versus frequency.




FIGURE 9. Simulation results of input noise voltage.




FIGURE 10. Simulation results of input offset voltage distribution.




FIGURE 11. The simulation results of the input bias current.




FIGURE 12. The MC result of base current.

TABLE 1. Performance comparison with prior arts.

Parameter	This work	[12]	[11]	[13]
Process	bipolar	bipolar	bipolar	bipolar
Supply voltage (V)	15	15	15	15
GBW (MHz)	1.7	0.3	0.5	1
Supply Current (mA)	0.9	1.7	-	0.928
Input Bias Current (pA)	50	2000	2.891	700
Open Loop Gain (dB)	134	130	113.9	126
Input Offset Voltage ( $\mu\text{V}$ )	35	10	9.3	30
Input voltage noise @ (0.1 to 10 Hz) ( $\mu\text{V}_{\text{P-P}}$ )	0.4	-	-	-
AREA ( $\text{mm}^2$ )	4.275	3.68	-	-

## 5. CONCLUSION

This paper presents a new CMFB loop and a base current compensation structure for an OPA. Compared with traditional architectures, the CMFB loop based on current reuse technology provides a stable common-voltage with a lower power (0.9 mA). The new base-current compensation structure can effectively reduce the input bias current. Meanwhile, it provides a high open-loop gain (134 dB), low input offset voltage (35  $\mu\text{V}$ ) and input-referred integrated peak to peak noise voltage (0.4  $\mu\text{V}_{\text{P-P}}$ ). Our design suggests a concise OPA architecture for a low offset, low noise, low input bias current, and high gain.

## REFERENCES

- [1] Ivanov, V. and M. Shaik, "5.1 A 10 MHz-bandwidth 4  $\mu\text{s}$ -large-signal-settling 6.5  $\text{nV}/\sqrt{\text{Hz}}$ -noise 2  $\mu\text{V}$ -offset chopper operational amplifier," in *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, 88–89, San Francisco, CA, USA, 2016.
- [2] Pakhomov, I. V., D. V. Medvedev, A. V. Bugakova, and V. P. Dimitrov, "The new architectures of the class AB differential stages for the high-speed CMOS-BiJFET of the operational and differential difference amplifiers of the sensor analog interfaces," in *2017 International Siberian Conference on Control and Communications (SIBCON)*, 1–6, Astana, Kazakhstan, 2017.
- [3] Scandurra, G., G. Cannatà, G. Giusi, and C. Ciofi, "A differential-input, differential-output preamplifier topology for the design of ultra-low noise voltage amplifiers," in *2017 International Conference on Noise and Fluctuations (ICNF)*, 1–4, Vilnius, Lithuania, 2017.
- [4] Kim, H., Y. Kwon, D. You, H.-W. Choi, S. H. Kim, H. Heo, C.-Y. Kim, H.-D. Lee, and H. Ko, "Low-noise chopper amplifier using lateral PNP input stage with automatic base current cancellation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 68, No. 7, 2297–2301, Jul. 2021.
- [5] Gray, P. R., P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, John Wiley & Sons, 2009.
- [6] Sansen, W. M., *Analog Design Essentials*, Springer Science & Business Media, 2006.
- [7] Razavi, B., *Design of Analog CMOS Integrated Circuits*, McGraw-Hill, 2001.
- [8] Jia, C., W. Li, W. Ruan, T. Zhang, and J. Liu, "An ICMR-enhanced three-opamp instrumentation amplifier," *Microelectronics Journal*, Vol. 151, 106342, 2024.
- [9] Thoutam, S., J. Ramirez-Angulo, A. Lopez-Martin, and R. G. Carvajal, "Power efficient fully differential low-voltage two stage class AB/AB op-amp architectures," in *2004 IEEE In-*

- ternational Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)*, 1–733, Vancouver, BC, Canada, 2004.
- [10] Leung, K. N. and P. K. T. Mok, “Analysis of multistage amplifier-frequency compensation,” *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, Vol. 48, No. 9, 1041–1056, Sep. 2001.
- [11] Li, H., F. Yang, and K. Ma, “Design of a low offset operational amplifier based on bias current compensation,” *Microelectronics & Computer*, Vol. 41, No. 5, 140–146, 2024.
- [12] Wang, C.-H., L. Guo, and Y.-J. Zhou, “A low noise precision operational amplifier,” in *2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)*, 1–3, Kunming, China, 2020.
- [13] He, G., “Research on ultra-low offset integrated operational amplifier,” Guizhou University, Guiyang, Guizhou, China, 2023.