Vol. 76
Latest Volume
All Volumes
PIERC 172 PIERC 171 PIERC 170 PIERC 169 PIERC 168 PIERC 167 PIERC 166 PIERC 165 PIERC 164 PIERC 163 PIERC 162 PIERC 161 PIERC 160 PIERC 159 PIERC 158 PIERC 157 PIERC 156 PIERC 155 PIERC 154 PIERC 153 PIERC 152 PIERC 151 PIERC 150 PIERC 149 PIERC 148 PIERC 147 PIERC 146 PIERC 145 PIERC 144 PIERC 143 PIERC 142 PIERC 141 PIERC 140 PIERC 139 PIERC 138 PIERC 137 PIERC 136 PIERC 135 PIERC 134 PIERC 133 PIERC 132 PIERC 131 PIERC 130 PIERC 129 PIERC 128 PIERC 127 PIERC 126 PIERC 125 PIERC 124 PIERC 123 PIERC 122 PIERC 121 PIERC 120 PIERC 119 PIERC 118 PIERC 117 PIERC 116 PIERC 115 PIERC 114 PIERC 113 PIERC 112 PIERC 111 PIERC 110 PIERC 109 PIERC 108 PIERC 107 PIERC 106 PIERC 105 PIERC 104 PIERC 103 PIERC 102 PIERC 101 PIERC 100 PIERC 99 PIERC 98 PIERC 97 PIERC 96 PIERC 95 PIERC 94 PIERC 93 PIERC 92 PIERC 91 PIERC 90 PIERC 89 PIERC 88 PIERC 87 PIERC 86 PIERC 85 PIERC 84 PIERC 83 PIERC 82 PIERC 81 PIERC 80 PIERC 79 PIERC 78 PIERC 77 PIERC 76 PIERC 75 PIERC 74 PIERC 73 PIERC 72 PIERC 71 PIERC 70 PIERC 69 PIERC 68 PIERC 67 PIERC 66 PIERC 65 PIERC 64 PIERC 63 PIERC 62 PIERC 61 PIERC 60 PIERC 59 PIERC 58 PIERC 57 PIERC 56 PIERC 55 PIERC 54 PIERC 53 PIERC 52 PIERC 51 PIERC 50 PIERC 49 PIERC 48 PIERC 47 PIERC 46 PIERC 45 PIERC 44 PIERC 43 PIERC 42 PIERC 41 PIERC 40 PIERC 39 PIERC 38 PIERC 37 PIERC 36 PIERC 35 PIERC 34 PIERC 33 PIERC 32 PIERC 31 PIERC 30 PIERC 29 PIERC 28 PIERC 27 PIERC 26 PIERC 25 PIERC 24 PIERC 23 PIERC 22 PIERC 21 PIERC 20 PIERC 19 PIERC 18 PIERC 17 PIERC 16 PIERC 15 PIERC 14 PIERC 13 PIERC 12 PIERC 11 PIERC 10 PIERC 9 PIERC 8 PIERC 7 PIERC 6 PIERC 5 PIERC 4 PIERC 3 PIERC 2 PIERC 1
2017-07-26
A 6.6 GHz Quadrature Frequency Synthesizer with -78 Dbc Reference Spur for UWB Application
By
Progress In Electromagnetics Research C, Vol. 76, 63-73, 2017
Abstract
An integer-N quadrature frequency synthesizer for single-band UWB application was designed in 0.18 μm CMOS technology. A modified bottom-series quadrature voltage-controlled oscillator (QVCO) based on reconfigurable LC tank is employed to provide quadrature signals and cover a range from 6.48 GHz to 7.07 GHz. In order to suppress the reference spur levels, an improved charge-averaging charge pump and a highly linear phase-frequency detector (PFD) are used. From the carrier of 6.6 GHz, the measured reference spur is -78.2 dBc, and the measured phase noise is -115.4 dBc/Hz at 1MHz offset. The frequency synthesizer including buffers consumes a total power of 99 mW from a 1.8 V power supply. Chip size is 1.6 mm×0.9 mm.
Citation
Minghua Wang, Xiaosong Wang, Yu Liu, and Haiying Zhang, "A 6.6 GHz Quadrature Frequency Synthesizer with -78 Dbc Reference Spur for UWB Application," Progress In Electromagnetics Research C, Vol. 76, 63-73, 2017.
doi:10.2528/PIERC17032301
References

1. Liang, C., et al. "A 14-band frequency synthesizer for MB-OFDM UWB application," IEEE ISSCC Dig. Tech. Papers, 126-127, Feb. 2006.        Google Scholar

2. Zhang, J., et al. "An improved charge-averaging charge pump for a fractional-N frequency synthesizer," Chinese Journal of Semiconductors, Vol. 29, No. 5, 913-916, 2008.        Google Scholar

3. Wang, X., et al. "A wideband frequency synthesizer for a receiver application at multiple frequencies," Chinese Journal of Semiconductors, Vol. 31, No. 3, 035003-1-5, 2010.        Google Scholar

4. Zhang, G., "Linear Phase Frequency Detector and Charge Pump for Phase-Locked Loop,", Chinese Patent, 200780044070.5, 2007-11-27.        Google Scholar

5. Zhang, Y., et al. "A low-phase noise LC QVCO with bottom-series coupling and capacitor tapping," Proc. IEEE ISCAS, 1000-1003, May 2008.        Google Scholar

6. Lanka, N., et al. "A sub-2.5 ns frequency-hopped quadrature frequency synthesizer in 0.13-μm technology," IEEE CICC, 57-60, Sep. 2009.        Google Scholar

7. Li, Z., et al. "A programmable 2.4GHz CMOS multi-modulus frequency divider," Chinese Journal of Semiconductors, Vol. 29, No. 2, 224-228, 2008.        Google Scholar

8. Vaucher, C. S., et al. "A family of low-power truly modular programmable dividers in standard 0.35 μm CMOS technology," IEEE Journal of Solid-State Circuits, Vol. 35, 1039-1045, 2000.
doi:10.1109/4.848214        Google Scholar

9. Rogers, J., et al. "Integrated circuit design for high-speed frequency synthesis,", 2006.        Google Scholar

10. Rategh, H. R., et al. "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver," IEEE Journal of Solid-State Circuits, Vol. 35, 780-787, 2000.
doi:10.1109/4.841507        Google Scholar

11. Zheng, H. and C. L. Howard, "A 1.5V 3.1GHz–8 GHz CMOS synthesizer for 9-band MB-OFDM UWB transceivers," IEEE J. Solid-State Circuits, Vol. 42, No. 6, 1250-1260, Jun. 2008.
doi:10.1109/JSSC.2007.897135        Google Scholar

12. Huang, Z.-D., et al. "A 1.5-V 3 ∼ 10 GHz 0.18-μm CMOS frequency synthesizer for MB-OFDM UWB applications," IEEE MTT-S International Microwave Symposium Digest, 229-232, Jun. 2008.        Google Scholar

13. Lu, T.-Y. and W.-Z. Chen, "A 3–10 GHz, 14 bands CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system," IEEE Transactions on Very Large Scale Integration (VLSI) System, Vol. 20, 948-958, 2012.
doi:10.1109/TVLSI.2011.2134874        Google Scholar

14. Li, W., et al. "Asingle inductor approach to the design of low-voltage CMOS MB-OFDM UWB frequency synthesizer," IEEE MTT-S International Microwave Symposium Digest, 1-3, 2012.        Google Scholar

15. Lo, Y.-C., et al. "A 0.6 ps jitter 2–16 GHz 130 nm CMOS frequency synthesizer for broadband applications," IEEE International Symposium on Circuits and Systems (ISCAS), 3048-3051, 2015.        Google Scholar

16. Kim, J., et al. "A 44GHz differentially tuned VCO with 4GHz tuning range in 0.12 μm SOI CMOS," IEEE International Digest of Technical Papers. Solid-State Circuits Conference, Vol. 1, 416-607, San Francisco, CA, 2005.        Google Scholar

17. Ikeda, S., et al. "A 0.5V 5.96-GHz PLL with amplitude-regulated current-reuse VCO," IEEE Microwave and Wireless Components Letters, Vol. 27, No. 3, 302-304, Mar. 2017.
doi:10.1109/LMWC.2017.2662001        Google Scholar

18. Chang, H.-Y., et al. "A low-jitter low-phase-noise 10-GHz sub-harmonically injection-locked PLL withself-aligned DLL in 65-nm CMOS technology," IEEE Trans. Microw. Theory Tech., Vol. 62, No. 3, 543-555, Mar. 2014.
doi:10.1109/TMTT.2014.2302747        Google Scholar

19. El-Halwagy, W., et al. "A 28-GHz quadrature fractional-N frequency synthesizer for 5G transceivers with less than 100-fs jitter based on cascaded PLL architecture," IEEE Transactions on Microwave Theory and Techniques, Vol. 65, No. 2, 396-413, Feb. 2017.
doi:10.1109/TMTT.2016.2647698        Google Scholar