1. Cai, Jyun-Dian, Kuan-Chung Chen, and Chun-Long Wang, "Mode conversion and common-mode noise reduction using periodic structure filter," IEEE Transactions on Electromagnetic Compatibility, Vol. 64, No. 4, 1021-1030, 2022.
2. Halligan, Matthew S. and Daryl G. Beetner, "Maximum crosstalk estimation in weakly coupled transmission lines," IEEE Transactions on Electromagnetic Compatibility, Vol. 56, No. 3, 736-744, 2014.
3. Phromloungsri, R., S. Sonasang, S. Srisawat, T. Cheawchanwattana, N. Panit, and M. Chongcheawchamnan, "Microstrip coupled lines crosstalk reducing using center step impedance transmission lines," 2023 7th International Conference on Information Technology (InCIT), 364-368, Chiang Rai, Thailand, Nov. 2023.
4. Zhechev, Yevgeniy S., Anton O. Belousov, Alexander M. Zabolotsky, Sergey V. Vlasov, Mikhail S. Murmansky, Nikita S. Pavlov, and Talgat R. Gazizov, "Routing technique for microwave transmission lines to ensure UWB interference immunity," IEEE Transactions on Microwave Theory and Techniques, Vol. 71, No. 12, 5304-5316, 2023.
5. Liu, Yuanzhuo, Siqi Bai, Bo Pu, Jongjoo Lee, and Dong Hyun Kim, "Analysis on unintentional resonances in high-speed signals from non-ideal routing stub," 2021 IEEE International Joint EMC/SI/PI and EMC Europe Symposium, 994-999, Raleigh, NC, USA, Jul.-Aug. 2021.
6. Pandey, Gaurav, Anuradha Patel, Sreebharathi Chandrasekaran, Gaurav Verma, N. Sabari Siva Sankaran, and Rajiv Panigrahi, "Time domain enhancement of tab-routed microstrip line with EMC validation for DDR4 memory design," 2023 IEEE Microwaves, Antennas, and Propagation Conference (MAPCON), 1-4, Ahmedabad, India, Dec. 2023.
7. Ge, Jinqun, Richard Floyd, Asif Khan, and Guoan Wang, "High-performance interconnects with reduced far-end crosstalk for high-speed ICs and communication systems," IEEE Transactions on Components, Packaging and Manufacturing Technology, Vol. 13, No. 7, 1013-1020, 2023.
8. Lin, Zhu, Xin Cao, Qiang-Ming Cai, Yinglei Ren, Xiaoning Ye, and Jun Fan, "Sensitivity analysis of local soldermask and coverlay in high speed transimission lines for DDR5 applications to reduce FEXT," 2020 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), 586-590, Reno, NV, USA, Jul.-Aug. 2020.
9. Cai, Qiang-Ming, Yuyu Zhu, Runren Zhang, Yinglei Ren, Xiaoning Ye, and Jun Fan, "A study of coverlay coated microstrip lines for crosstalk reduction in DDR5," 2020 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), 581-585, Reno, NV, USA, Jul.-Aug. 2020.
10. Jeong, Yong-Un, Sungphil Choi, Suhwan Kim, and Joo-Hyung Chae, "Single-ended receiver-side crosstalk cancellation with independent gain and timing control for minimum residual FEXT," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 70, No. 12, 4793-4803, 2023.
11. Chen, Guan-Yu and Tai-Cheng Lee, "An 8 Gb/s far-end crosstalk cancellation and FFE co-designed TX output driver," IEEE Solid-State Circuits Letters, Vol. 7, 227-230, 2024.
12. Kim, Hyuntae, Hyeongmin Seo, Yunseong Jo, Changsik Yoo, and Jaeduk Han, "An 8b9b 77.44-Gb/s noise-immune spatial-delta coded transceiver for short-reach memory interfaces in 28-nm CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 70, No. 4, 1301-1305, 2022.
13. Liu, Qian, Li Du, and Yuan Du, "A 0.90-Tb/s/in 1.29-pJ/b wireline transceiver with single-ended crosstalk cancellation coding scheme for high-density interconnects," IEEE Journal of Solid-State Circuits, Vol. 58, No. 8, 2326-2336, 2023.
14. Wang, Y. F., Y. X. Zhao, W. Yang, et al., "Modeling of transmission matrix and crosstalk cancellation method and effect analysis of coupled transmission line," Acta Electronica Sinica, Vol. 47, No. 5, 1129-1135, 2019.
15. Ding, Hong and Yafei Wang, "Crosstalk reduction between microstrip lines based on inverse matrix of channel transmission matrix," Telecommunication Engineering, Vol. 58, No. 9, 1086-1090, 2018.
16. Oh, Taehyoun and Ramesh Harjani, "A 6-Gb/s MIMO crosstalk cancellation scheme for high-speed I/Os," IEEE Journal of Solid-State Circuits, Vol. 46, No. 8, 1843-1856, 2011.